From 89992c17c6c1f1a8d7a67a510e3f5f3cd141c03b Mon Sep 17 00:00:00 2001 From: Drew T <50529377+Druthulu@users.noreply.github.com> Date: Fri, 2 Oct 2026 20:52:18 -0600 Subject: [PATCH] T8.c3: t8_gte1: 343 inline GTE statements -> gte_inline.h calls, 3 -> lever variants | R22 218/218 --- .run/P36/census/lever_census.json | 103 +++--- .run/P36/census/lever_census.txt | 20 +- .run/P36/delever/calibration.json | 302 ++++++++-------- .run/P36/delever/ledger.jsonl | 152 ++++++++ .run/P36/gte/canonical.json | 410 +++++++++++----------- src/800.c | 106 +----- src/md_MAIN_019/md_MAIN_019.c | 33 +- src/md_SC07_004/md_SC07_004.c | 11 +- src/ov_MAIN_012/ov_MAIN_012_jr_801380E0.c | 12 +- src/ov_SC01_000/ov_SC01_000_jr_801380E0.c | 12 +- src/ov_SC01_001/ov_SC01_001_jr_801380E0.c | 12 +- src/ov_SC01_004/ov_SC01_004_jr_801380E0.c | 12 +- src/ov_SC01_005/ov_SC01_005_jr_801380E0.c | 12 +- src/ov_SC01_008/ov_SC01_008_jr_801380E0.c | 12 +- src/ov_SC01_009/ov_SC01_009_jr_801380E0.c | 12 +- src/ov_SC01_074/ov_SC01_074_jr_801380E0.c | 12 +- src/ov_SC01_077/ov_SC01_077_jr_801380E0.c | 12 +- src/ov_SC01_080/ov_SC01_080_jr_801380E0.c | 12 +- src/ov_SC01_084/ov_SC01_084_jr_801380E0.c | 12 +- src/ov_SC02_000/ov_SC02_000_jr_801380E0.c | 12 +- src/ov_SC02_004/ov_SC02_004_jr_801380E0.c | 12 +- src/ov_SC02_005/ov_SC02_005_jr_801380E0.c | 12 +- src/ov_SC02_005/ov_SC02_005_jr_80185E80.c | 7 +- src/ov_SC02_011/ov_SC02_011_jr_801380E0.c | 12 +- src/ov_SC02_011/ov_SC02_011_jr_80183178.c | 6 +- src/ov_SC02_015/ov_SC02_015_jr_801380E0.c | 12 +- src/ov_SC02_016/ov_SC02_016_jr_801380E0.c | 12 +- src/ov_SC02_016/ov_SC02_016_jr_8017DC70.c | 7 +- src/ov_SC02_017/ov_SC02_017_jr_801380E0.c | 12 +- src/ov_SC02_021/ov_SC02_021_jr_801380E0.c | 12 +- src/ov_SC02_026/ov_SC02_026_jr_801380E0.c | 12 +- src/ov_SC02_027/ov_SC02_027_jr_801380E0.c | 12 +- src/ov_SC02_028/ov_SC02_028_jr_801380E0.c | 12 +- src/ov_SC02_031/ov_SC02_031_jr_801380E0.c | 12 +- src/ov_SC02_035/ov_SC02_035_jr_801380E0.c | 12 +- src/ov_SC02_037/ov_SC02_037_jr_801380E0.c | 12 +- src/ov_SC02_039/ov_SC02_039_jr_801380E0.c | 12 +- src/ov_SC02_041/ov_SC02_041_jr_801380E0.c | 12 +- src/ov_SC03_001/ov_SC03_001_jr_801380E0.c | 12 +- src/ov_SC03_002/ov_SC03_002_jr_801380E0.c | 12 +- src/ov_SC03_003/ov_SC03_003_jr_801380E0.c | 12 +- src/ov_SC03_006/ov_SC03_006_jr_801380E0.c | 12 +- src/ov_SC03_007/ov_SC03_007_jr_801380E0.c | 12 +- src/ov_SC03_010/ov_SC03_010_jr_801380E0.c | 12 +- src/ov_SC03_011/ov_SC03_011_jr_801380E0.c | 12 +- src/ov_SC03_012/ov_SC03_012_jr_801380E0.c | 12 +- src/ov_SC03_013/ov_SC03_013_jr_801380E0.c | 12 +- src/ov_SC03_014/ov_SC03_014_jr_801380E0.c | 12 +- src/ov_SC03_023/ov_SC03_023_jr_801380E0.c | 12 +- src/ov_SC03_024/ov_SC03_024_jr_801380E0.c | 12 +- src/ov_SC03_028/ov_SC03_028_jr_801380E0.c | 12 +- src/ov_SC03_029/ov_SC03_029_jr_801380E0.c | 12 +- src/ov_SC03_030/ov_SC03_030_jr_801380E0.c | 12 +- src/ov_SC03_030/ov_SC03_030_jr_8017AE2C.c | 32 +- src/ov_SC03_031/ov_SC03_031_jr_801380E0.c | 12 +- src/ov_SC03_089/ov_SC03_089_jr_801380E0.c | 12 +- src/ov_SC03_089/ov_SC03_089_jr_8017CA80.c | 32 +- src/ov_SC03_090/ov_SC03_090_jr_801380E0.c | 12 +- src/ov_SC03_090/ov_SC03_090_jr_8017CA80.c | 32 +- src/ov_SC03_091/ov_SC03_091_jr_801380E0.c | 12 +- src/ov_SC03_091/ov_SC03_091_jr_8018326C.c | 32 +- src/ov_SC03_092/ov_SC03_092_jr_801380E0.c | 12 +- src/ov_SC03_093/ov_SC03_093_jr_801380E0.c | 12 +- src/ov_SC03_094/ov_SC03_094_jr_801380E0.c | 12 +- src/ov_SC03_095/ov_SC03_095_jr_801380E0.c | 12 +- src/ov_SC03_096/ov_SC03_096_jr_801380E0.c | 12 +- src/ov_SC03_097/ov_SC03_097_jr_801380E0.c | 12 +- src/ov_SC03_098/ov_SC03_098_jr_801380E0.c | 12 +- src/ov_SC03_099/ov_SC03_099_jr_801380E0.c | 12 +- src/ov_SC03_100/ov_SC03_100_jr_801380E0.c | 12 +- src/ov_SC03_101/ov_SC03_101_jr_801380E0.c | 12 +- src/ov_SC03_102/ov_SC03_102_jr_801380E0.c | 12 +- src/ov_SC03_103/ov_SC03_103_jr_801380E0.c | 12 +- src/ov_SC03_104/ov_SC03_104_jr_801380E0.c | 12 +- src/ov_SC03_104/ov_SC03_104_jr_80182038.c | 32 +- src/ov_SC03_105/ov_SC03_105_jr_801380E0.c | 12 +- src/ov_SC03_107/ov_SC03_107_jr_801380E0.c | 12 +- src/ov_SC03_108/ov_SC03_108_jr_801380E0.c | 12 +- src/ov_SC03_109/ov_SC03_109_jr_801380E0.c | 12 +- src/ov_SC03_110/ov_SC03_110_jr_801380E0.c | 12 +- src/ov_SC03_111/ov_SC03_111_jr_801380E0.c | 12 +- src/ov_SC03_112/ov_SC03_112_jr_801380E0.c | 12 +- src/ov_SC03_113/ov_SC03_113_jr_801380E0.c | 12 +- src/ov_SC03_114/ov_SC03_114_jr_801380E0.c | 12 +- src/ov_SC03_115/ov_SC03_115_jr_801380E0.c | 12 +- src/ov_SC03_116/ov_SC03_116_jr_801380E0.c | 12 +- src/ov_SC03_117/ov_SC03_117_jr_801380E0.c | 12 +- src/ov_SC03_118/ov_SC03_118_jr_801380E0.c | 12 +- src/ov_SC03_121/ov_SC03_121_jr_801380E0.c | 12 +- src/ov_SC03_124/ov_SC03_124_jr_801380E0.c | 12 +- src/ov_SC03_125/ov_SC03_125_jr_801380E0.c | 12 +- src/ov_SC04_000/ov_SC04_000_jr_801380E0.c | 12 +- src/ov_SC04_002/ov_SC04_002_jr_801380E0.c | 12 +- src/ov_SC04_003/ov_SC04_003_jr_801380E0.c | 12 +- src/ov_SC04_004/ov_SC04_004_jr_801380E0.c | 12 +- src/ov_SC04_005/ov_SC04_005_jr_801380E0.c | 12 +- src/ov_SC04_006/ov_SC04_006_jr_801380E0.c | 12 +- src/ov_SC04_007/ov_SC04_007_jr_801380E0.c | 12 +- src/ov_SC04_009/ov_SC04_009_jr_801380E0.c | 12 +- src/ov_SC04_010/ov_SC04_010_jr_801380E0.c | 12 +- src/ov_SC04_011/ov_SC04_011_jr_801380E0.c | 12 +- src/ov_SC04_012/ov_SC04_012_jr_801380E0.c | 12 +- src/ov_SC04_015/ov_SC04_015_jr_801380E0.c | 12 +- src/ov_SC04_016/ov_SC04_016_jr_801380E0.c | 12 +- src/ov_SC04_018/ov_SC04_018_jr_801380E0.c | 12 +- src/ov_SC04_020/ov_SC04_020_jr_801380E0.c | 12 +- src/ov_SC05_000/ov_SC05_000_jr_801380E0.c | 12 +- src/ov_SC05_001/ov_SC05_001_jr_801380E0.c | 12 +- src/ov_SC05_002/ov_SC05_002_jr_801380E0.c | 12 +- src/ov_SC05_003/ov_SC05_003_jr_801380E0.c | 12 +- src/ov_SC05_004/ov_SC05_004_jr_801380E0.c | 12 +- src/ov_SC05_005/ov_SC05_005_jr_801380E0.c | 12 +- src/ov_SC05_006/ov_SC05_006_jr_801380E0.c | 12 +- src/ov_SC05_007/ov_SC05_007_jr_801380E0.c | 12 +- src/ov_SC05_008/ov_SC05_008_jr_801380E0.c | 12 +- src/ov_SC05_010/ov_SC05_010_jr_801380E0.c | 12 +- src/ov_SC05_011/ov_SC05_011_jr_801380E0.c | 12 +- src/ov_SC05_017/ov_SC05_017_jr_801380E0.c | 12 +- src/ov_SC05_018/ov_SC05_018_jr_801380E0.c | 12 +- src/ov_SC06_000/ov_SC06_000_jr_801380E0.c | 12 +- src/ov_SC06_006/ov_SC06_006_jr_801380E0.c | 12 +- src/ov_SC06_008/ov_SC06_008_jr_801380E0.c | 12 +- src/ov_SC06_010/ov_SC06_010_jr_801380E0.c | 12 +- src/ov_SC06_011/ov_SC06_011_jr_801380E0.c | 12 +- src/ov_SC06_013/ov_SC06_013_jr_801380E0.c | 12 +- src/ov_SC06_013/ov_SC06_013_jr_8017BEBC.c | 18 +- src/ov_SC06_014/ov_SC06_014_jr_801380E0.c | 12 +- src/ov_SC06_014/ov_SC06_014_jr_8017BEBC.c | 18 +- src/ov_SC06_015/ov_SC06_015_jr_801380E0.c | 12 +- src/ov_SC06_015/ov_SC06_015_jr_8017BEBC.c | 18 +- src/ov_SC06_016/ov_SC06_016_jr_801380E0.c | 12 +- src/ov_SC06_018/ov_SC06_018_jr_801380E0.c | 12 +- src/ov_SC06_020/ov_SC06_020_jr_801380E0.c | 12 +- src/ov_SC06_022/ov_SC06_022_jr_801380E0.c | 12 +- src/ov_SC06_024/ov_SC06_024_jr_801380E0.c | 12 +- src/ov_SC06_025/ov_SC06_025_jr_801380E0.c | 12 +- src/ov_SC06_027/ov_SC06_027_jr_801380E0.c | 12 +- src/ov_SC06_029/ov_SC06_029_jr_801380E0.c | 12 +- src/ov_SC06_029/ov_SC06_029_jr_8017C954.c | 19 +- src/ov_SC06_030/ov_SC06_030_jr_801380E0.c | 12 +- src/ov_SC06_032/ov_SC06_032_jr_801380E0.c | 12 +- src/ov_SC06_033/ov_SC06_033_jr_801380E0.c | 12 +- src/ov_SC07_000/ov_SC07_000_jr_801380E0.c | 12 +- src/ov_SC07_001/ov_SC07_001_jr_801380E0.c | 12 +- src/ov_SC07_002/ov_SC07_002_jr_801380E0.c | 12 +- src/ov_SC07_006/ov_SC07_006_jr_801380E0.c | 12 +- src/ov_SC07_007/ov_SC07_007_jr_801380E0.c | 12 +- src/ov_SC07_008/ov_SC07_008_jr_801380E0.c | 12 +- src/ov_SC07_009/ov_SC07_009_jr_801380E0.c | 12 +- src/ov_SC07_010/ov_SC07_010_jr_801380E0.c | 12 +- src/ov_SC07_011/ov_SC07_011_jr_801380E0.c | 12 +- src/shared/ov/func_8012EC04.h | 32 +- src/shared/ov/func_80132784.h | 64 +--- src/shared/ov/func_8013AA24.h | 19 +- src/shared/ov/func_8013AB54.h | 19 +- src/shared/ov/func_8013B274__28562738.h | 12 +- src/shared/ov/func_8013B274__9e44db0b.h | 12 +- 157 files changed, 909 insertions(+), 2211 deletions(-) diff --git a/.run/P36/census/lever_census.json b/.run/P36/census/lever_census.json index e3dbc6678e..d595e9b4bb 100644 --- a/.run/P36/census/lever_census.json +++ b/.run/P36/census/lever_census.json @@ -3,27 +3,27 @@ "gte_header": "include/gte_inline.h", "gte_header_sites": 0, "gte_mnemonics": { - "gte_SetRotMatrix": 256, - "gte_SetTransMatrix": 232, + "gte_SetRotMatrix": 268, + "gte_SetTransMatrix": 243, "gte_avsz4": 65, "gte_dpcl": 134, - "gte_ldclmv": 78, - "gte_ldv0": 772, + "gte_ldclmv": 114, + "gte_ldv0": 1041, "gte_ldv3": 186, "gte_ldv3c": 184, "gte_lwc2x3_sqr_e416": 141, "gte_move_swc2_e610": 134, "gte_mtc2_lwc2x2_1fc7": 134, "gte_nclip": 108, - "gte_rtir": 81, - "gte_rtps": 449, + "gte_rtir": 114, + "gte_rtps": 450, "gte_rtpt": 361, - "gte_rtv0tr": 235, + "gte_rtv0": 148, + "gte_rtv0tr": 379, "gte_stclmv": 114, - "gte_stflg": 433, + "gte_stflg": 434, "gte_stlvnl": 593, "gte_stopz": 108, - "gte_stotz": 61, "gte_stsv": 161, "gte_stsxy": 457, "gte_stsxy3": 245, @@ -53,14 +53,13 @@ }, "kinds": { "asm-body/direct": 13, - "barrier/direct": 239, - "gte-lever/direct": 346, - "gte-lever/via-macro": 88, - "gte/via-macro": 6735, + "barrier/direct": 237, + "gte-lever/via-macro": 91, + "gte/via-macro": 7388, "instruction/direct": 201, "instruction/via-macro": 22, "keepalive/direct": 323, - "launder/direct": 578, + "launder/direct": 576, "launder/via-macro": 33, "verbatim-body/direct": 2682 } @@ -69,7 +68,7 @@ "cfake_markers": { "count": 53, "sample": [ - "src/800.c:11612", + "src/800.c:11516", "src/800_b_2.c:2910", "src/800_b_2.c:2927", "src/800_b_2.c:3049", @@ -126,40 +125,40 @@ "unmarked": 0 }, "B": { - "bodies": 4586, - "distinct_bodies": 833, + "bodies": 4584, + "distinct_bodies": 831, "file_scope": 13, - "in_bodies": 11247, + "in_bodies": 11553, "kinds": { "asm-body": 13, - "barrier": 239, - "gte": 6735, - "gte-lever": 434, + "barrier": 237, + "gte": 7388, + "gte-lever": 91, "instruction": 223, "keepalive": 323, - "launder": 611, + "launder": 609, "verbatim-body": 2682 }, - "marked": 2321, - "sites": 11260, + "marked": 1973, + "sites": 11566, "tus": 1425, - "unmarked": 8939 + "unmarked": 9593 }, "C": { - "bodies": 493, - "distinct_bodies": 93, + "bodies": 488, + "distinct_bodies": 88, "file_scope": 152, - "in_bodies": 1435, + "in_bodies": 1429, "kinds": { - "cast": 1376, + "cast": 1370, "decl-body": 57, "decl-file": 152, "param": 2 }, "marked": 14, - "sites": 1587, - "tus": 607, - "unmarked": 1573 + "sites": 1581, + "tus": 605, + "unmarked": 1567 }, "D": { "bodies": 47, @@ -247,9 +246,9 @@ "coverage": { "asm": { "comment_dead": 6781, - "live": 12394, + "live": 12044, "macro_block": 43, - "raw": 19218 + "raw": 18868 }, "attribute": { "comment_dead": 0, @@ -271,32 +270,32 @@ }, "volatile": { "comment_dead": 2607, - "live": 1650, + "live": 1636, "macro_block": 0, - "raw": 4257 + "raw": 4243 } }, "coverage_ok": true, - "elapsed_s": 36.2, + "elapsed_s": 23.7, "generated": "2026-10-02", "gte_levers": { - "direct": 346, - "marked": 434, - "sites": 434, + "direct": 0, + "marked": 91, + "sites": 91, "unmarked": 0, "unsigned": 0, - "via_macro": 88, + "via_macro": 91, "what": "GTE ops whose clobbers exceed the canonical macro's (a scheduling steer): class-B levers INSIDE the headline number since T5 (2026-09-09), marked, 0 at the close" }, - "head": "6d61877b30", + "head": "577892fc5d", "headers": 3181, "levers_AB": { - "asm": 1843, - "bodies": 1832, - "distinct_bodies": 660, - "marked": 3711, + "asm": 1496, + "bodies": 1684, + "distinct_bodies": 643, + "marked": 3364, "pins": 1868, - "sites": 3711, + "sites": 3364, "unmarked": 0, "what": "register pins + asm statements excluding GTE ops: the classes the phase drives to 0" }, @@ -423,20 +422,20 @@ "volatile_qualified": 0, "zero": 54 }, - "src_stamp": "d3c8705f4ae8b395", + "src_stamp": "ce848867cad411a3", "tus": 4121, "unclassified": 0, "union_AD": { - "bodies": 5603, + "bodies": 5596, "by_kind": { "main": 120, "md": 105, - "ov": 5214, + "ov": 5207, "resident": 6, "shared": 158 }, "copies_in_multi": 4535, - "distinct_bodies": 1176, + "distinct_bodies": 1169, "multi_copy_classes": 108 }, "verbatim_excluded": { @@ -473,7 +472,7 @@ }, "volatile": { "kinds": { - "cast": 1376, + "cast": 1370, "decl-body": 57, "decl-file": 152, "param": 2 diff --git a/.run/P36/census/lever_census.txt b/.run/P36/census/lever_census.txt index 66e5b3757a..2d1798c883 100644 --- a/.run/P36/census/lever_census.txt +++ b/.run/P36/census/lever_census.txt @@ -1,32 +1,32 @@ lever_census: 218 binaries · 4,121 TUs + 3,181 headers · coverage OK · unclassified 0 · verbatim excluded 13 fn / 14 sites (manifest 13) - coverage asm raw 19218 = live 12394 + macro-block 43 + comment/dead 6781 + coverage asm raw 18868 = live 12044 + macro-block 43 + comment/dead 6781 coverage register raw 10511 = live 1918 + macro-block 18 + comment/dead 8575 - coverage volatile raw 4257 = live 1650 + macro-block 0 + comment/dead 2607 + coverage volatile raw 4243 = live 1636 + macro-block 0 + comment/dead 2607 coverage builtin raw 456 = live 302 + macro-block 0 + comment/dead 154 coverage attribute raw 26 = live 26 + macro-block 0 + comment/dead 0 class sites in-bodies file-scope bodies distinct TUs marked unmarked kinds A pins 1868 1868 0 1182 483 942 1868 0 {'pin': 1868} - B asm 11260 11247 13 4586 833 1425 2321 8939 {'gte-lever': 434, 'barrier': 239, 'launder': 611, 'instruction': 223, 'asm-body': 13, 'keepalive': 323, 'gte': 6735, 'verbatim-body': 2682} - C volatile 1587 1435 152 493 93 607 14 1573 {'decl-body': 57, 'decl-file': 152, 'cast': 1376, 'param': 2} + B asm 11566 11553 13 4584 831 1425 1973 9593 {'barrier': 237, 'launder': 609, 'instruction': 223, 'asm-body': 13, 'keepalive': 323, 'gte': 7388, 'gte-lever': 91, 'verbatim-body': 2682} + C volatile 1581 1429 152 488 88 605 14 1567 {'decl-body': 57, 'decl-file': 152, 'cast': 1370, 'param': 2} D register 50 50 0 47 47 6 0 50 {'register': 50} E asm-label 5984 898 5086 730 129 2010 0 5984 {'asm-label': 5984} F builtin 302 302 0 285 25 285 0 302 {'builtin': 302} G attribute 26 0 26 0 0 2 0 26 {'attribute': 26} - UNION A–D: 5,603 bodies · 1,176 distinct (addresses normalized) · 108 multi-copy classes holding 4,535 bodies · by kind {'ov': 5214, 'md': 105, 'main': 120, 'shared': 158, 'resident': 6} - THE PHASE'S NUMBER (pins + asm statements, GTE excluded): 3,711 sites in 1,832 bodies (660 distinct) · marked !FAKE 3,711 · UNMARKED 0 + UNION A–D: 5,596 bodies · 1,169 distinct (addresses normalized) · 108 multi-copy classes holding 4,535 bodies · by kind {'ov': 5207, 'main': 120, 'shared': 158, 'md': 105, 'resident': 6} + THE PHASE'S NUMBER (pins + asm statements, GTE excluded): 3,364 sites in 1,684 bodies (643 distinct) · marked !FAKE 3,364 · UNMARKED 0 orphan !FAKE markers (no pin/asm site on the line nor below): 0 marked ordinary-C fakes kept by Drew's S104 ruling (a) (`do { } while (0)`, dead initialisers; NOT levers): 53 - GTE levers (clobbers beyond the canonical macro's): 434 sites (88 via a variant macro, 346 direct) · marked 434 · UNMARKED 0 · unsigned GTE statements 0 + GTE levers (clobbers beyond the canonical macro's): 91 sites (91 via a variant macro, 0 direct) · marked 91 · UNMARKED 0 · unsigned GTE statements 0 per-TU asm macro definitions outside the GTE header: 164 {'launder': 154, 'instruction': 9, 'barrier': 1} (GTE variants 0) pins: 1,868 · $0 54 · $sp 0 · with initializer 201 · volatile-qualified 0 · bare-name 6 · spellings {'__asm__': 1847, 'asm': 21} whole-body asm routines in C shells, manifest PERMANENT (hand asm, NOT levers): 22 routines · 2,682 sites (2,660 private copies + 22 shared headers); asm-bodies NOT permanent (levers): 13 site(s) ['func_8001E378:DECOMPILE-NOW', 'func_80020F34:DECOMPILE-NOW', 'func_800249F0:DECOMPILE-NOW', 'func_80025CBC:DECOMPILE-NOW', 'func_80026514:UNCERTAIN', 'func_800268D0:UNCERTAIN', 'func_80027058:DECOMPILE-NOW', 'func_80027200:DECOMPILE-NOW', 'func_800CBA44:DECOMPILE-NOW', 'func_8017D810:DECOMPILE-NOW', 'func_8017E26C:UNCERTAIN', 'func_80184440:DECOMPILE-NOW', 'func_801A3BCC:DECOMPILE-NOW'] - asm kinds: {'asm-body/direct': 13, 'barrier/direct': 239, 'gte/via-macro': 6735, 'gte-lever/direct': 346, 'gte-lever/via-macro': 88, 'instruction/direct': 201, 'instruction/via-macro': 22, 'keepalive/direct': 323, 'launder/direct': 578, 'launder/via-macro': 33, 'verbatim-body/direct': 2682} + asm kinds: {'asm-body/direct': 13, 'barrier/direct': 237, 'gte/via-macro': 7388, 'gte-lever/via-macro': 91, 'instruction/direct': 201, 'instruction/via-macro': 22, 'keepalive/direct': 323, 'launder/direct': 576, 'launder/via-macro': 33, 'verbatim-body/direct': 2682} instruction mnemonics: {'la': 136, 'addiu': 22, 'RTP_SND': 22, 'addu': 21, '.section': 7, 'lui': 3, 'lh': 3, 'and': 2, 'mult': 1, 'mfhi': 1, 'sll': 1, 'li': 1, 'lw': 1, 'nop': 1, 'srl': 1} - gte mnemonics: {'gte_ldv0': 772, 'gte_stlvnl': 593, 'gte_stsxy': 457, 'gte_rtps': 449, 'gte_stflg': 433, 'gte_rtpt': 361, 'gte_SetRotMatrix': 256, 'gte_stsxy3': 245, 'gte_rtv0tr': 235, 'gte_SetTransMatrix': 232, 'gte_ldv3': 186, 'gte_ldv3c': 184, 'gte_stsv': 161, 'gte_stsz4': 149, 'gte_stsz3': 147, 'gte_lwc2x3_sqr_e416': 141, 'gte_stszotz': 135, 'gte_mtc2_lwc2x2_1fc7': 134, 'gte_dpcl': 134, 'gte_move_swc2_e610': 134, 'gte_stclmv': 114, 'gte_stsxy3_f3': 111, 'gte_nclip': 108, 'gte_stopz': 108, 'gte_stsxy3c': 108, 'gte_rtir': 81, 'gte_stsxy3_ft3': 79, 'gte_ldclmv': 78, 'gte_avsz4': 65, 'gte_stotz': 61} + gte mnemonics: {'gte_ldv0': 1041, 'gte_stlvnl': 593, 'gte_stsxy': 457, 'gte_rtps': 450, 'gte_stflg': 434, 'gte_rtv0tr': 379, 'gte_rtpt': 361, 'gte_SetRotMatrix': 268, 'gte_stsxy3': 245, 'gte_SetTransMatrix': 243, 'gte_ldv3': 186, 'gte_ldv3c': 184, 'gte_stsv': 161, 'gte_stsz4': 149, 'gte_rtv0': 148, 'gte_stsz3': 147, 'gte_lwc2x3_sqr_e416': 141, 'gte_stszotz': 135, 'gte_mtc2_lwc2x2_1fc7': 134, 'gte_dpcl': 134, 'gte_move_swc2_e610': 134, 'gte_ldclmv': 114, 'gte_rtir': 114, 'gte_stclmv': 114, 'gte_stsxy3_f3': 111, 'gte_nclip': 108, 'gte_stopz': 108, 'gte_stsxy3c': 108, 'gte_stsxy3_ft3': 79, 'gte_avsz4': 65} asm-bearing macro definitions: 164 (11 names, 2 with >1 text) kinds {'launder': 154, 'instruction': 9, 'barrier': 1} controls (R39): src/800.c func_800226C0 pins got 14 expected 14 OK src/shared/ov/func_80178004.h pins got 8 expected 8 OK ov_SC03_006 func_801896EC bare-name pins got 2 expected 2 OK engine_prelude.h asm sites (a macro definition only) got 0 expected 0 OK - elapsed 36.2 s + elapsed 23.7 s diff --git a/.run/P36/delever/calibration.json b/.run/P36/delever/calibration.json index 54f54a49b0..fcc5179133 100644 --- a/.run/P36/delever/calibration.json +++ b/.run/P36/delever/calibration.json @@ -1,7 +1,7 @@ { - "head": "836575d461", + "head": "577892fc5d", "stamp": "588cbf38c6e4", - "generated": "2026-10-02 19:40", + "generated": "2026-10-02 20:47", "aliases": [ "main", "md_SC07_004", @@ -21,175 +21,175 @@ "main": { "objects": 85, "identical": 85, - "seconds": 7.388000000000001, - "mean_s": 0.087 + "seconds": 7.214, + "mean_s": 0.085 }, "md_SC07_004": { "objects": 1, "identical": 1, - "seconds": 0.528, - "mean_s": 0.528 + "seconds": 0.535, + "mean_s": 0.535 }, "ov_SC03_015": { "objects": 32, "identical": 32, - "seconds": 5.024000000000003, - "mean_s": 0.157 + "seconds": 5.2299999999999995, + "mean_s": 0.163 }, "ov_SC04_011": { "objects": 28, "identical": 28, - "seconds": 4.431, - "mean_s": 0.158 + "seconds": 4.395999999999999, + "mean_s": 0.157 } }, "per_object_seconds": { - "build/src/800.o": 0.768, - "build/src/800_b.o": 0.089, - "build/src/800_b_2.o": 0.32, - "build/src/800_b_o0a.o": 0.085, - "build/src/800_c.o": 0.216, + "build/src/800.o": 0.778, + "build/src/800_b.o": 0.081, + "build/src/800_b_2.o": 0.338, + "build/src/800_b_o0a.o": 0.073, + "build/src/800_c.o": 0.206, "build/src/800b2.o": 0.082, - "build/src/apicard1.o": 0.083, - "build/src/apicard2.o": 0.099, - "build/src/apicard3.o": 0.112, - "build/src/apicard4.o": 0.085, - "build/src/apicard5.o": 0.083, - "build/src/apicard6.o": 0.082, - "build/src/apicard7.o": 0.087, - "build/src/boot.o": 0.106, - "build/src/gap.o": 0.092, - "build/src/libapi1.o": 0.091, - "build/src/libapi2.o": 0.064, - "build/src/libc2_1.o": 0.071, - "build/src/libc2_2.o": 0.072, - "build/src/libcd1.o": 0.074, - "build/src/libcd2.o": 0.072, - "build/src/libetc.o": 0.082, - "build/src/libgpu.o": 0.099, - "build/src/libgpu2.o": 0.079, - "build/src/libgs1.o": 0.067, - "build/src/libgs2.o": 0.075, - "build/src/libgs3.o": 0.061, - "build/src/libgs4.o": 0.068, - "build/src/libgs5.o": 0.061, - "build/src/libgs6.o": 0.074, + "build/src/apicard1.o": 0.071, + "build/src/apicard2.o": 0.077, + "build/src/apicard3.o": 0.085, + "build/src/apicard4.o": 0.083, + "build/src/apicard5.o": 0.077, + "build/src/apicard6.o": 0.084, + "build/src/apicard7.o": 0.078, + "build/src/boot.o": 0.111, + "build/src/gap.o": 0.084, + "build/src/libapi1.o": 0.09, + "build/src/libapi2.o": 0.066, + "build/src/libc2_1.o": 0.069, + "build/src/libc2_2.o": 0.061, + "build/src/libcd1.o": 0.105, + "build/src/libcd2.o": 0.071, + "build/src/libetc.o": 0.069, + "build/src/libgpu.o": 0.068, + "build/src/libgpu2.o": 0.077, + "build/src/libgs1.o": 0.061, + "build/src/libgs2.o": 0.066, + "build/src/libgs3.o": 0.066, + "build/src/libgs4.o": 0.067, + "build/src/libgs5.o": 0.062, + "build/src/libgs6.o": 0.085, "build/src/libgs7.o": 0.062, - "build/src/libgs8.o": 0.063, - "build/src/libgte1.o": 0.063, - "build/src/libgte10.o": 0.061, - "build/src/libgte11.o": 0.061, - "build/src/libgte12.o": 0.064, - "build/src/libgte13.o": 0.065, - "build/src/libgte14.o": 0.071, - "build/src/libgte15.o": 0.068, + "build/src/libgs8.o": 0.066, + "build/src/libgte1.o": 0.064, + "build/src/libgte10.o": 0.066, + "build/src/libgte11.o": 0.065, + "build/src/libgte12.o": 0.079, + "build/src/libgte13.o": 0.064, + "build/src/libgte14.o": 0.07, + "build/src/libgte15.o": 0.075, "build/src/libgte16.o": 0.065, - "build/src/libgte17.o": 0.068, - "build/src/libgte18.o": 0.08, - "build/src/libgte19.o": 0.069, - "build/src/libgte2.o": 0.06, - "build/src/libgte20.o": 0.064, - "build/src/libgte21.o": 0.067, - "build/src/libgte22.o": 0.066, - "build/src/libgte23.o": 0.068, - "build/src/libgte24.o": 0.066, - "build/src/libgte25.o": 0.066, - "build/src/libgte26.o": 0.068, - "build/src/libgte27.o": 0.067, - "build/src/libgte28.o": 0.064, - "build/src/libgte29.o": 0.068, - "build/src/libgte3.o": 0.06, - "build/src/libgte30.o": 0.07, - "build/src/libgte4.o": 0.061, - "build/src/libgte5.o": 0.067, - "build/src/libgte6.o": 0.069, - "build/src/libgte7.o": 0.063, - "build/src/libgte8.o": 0.064, - "build/src/libgte9.o": 0.074, - "build/src/libmcrd1.o": 0.086, - "build/src/libmcrd2.o": 0.065, - "build/src/libpad1.o": 0.072, - "build/src/libpad2.o": 0.086, - "build/src/sgap.o": 0.083, - "build/src/sgap_2.o": 0.074, - "build/src/sgap_3.o": 0.074, - "build/src/sgap_4.o": 0.074, - "build/src/sgap_5.o": 0.066, - "build/src/sgap_6.o": 0.072, - "build/src/sgap_8.o": 0.079, - "build/src/snd1.o": 0.086, - "build/src/snd10.o": 0.075, - "build/src/snd11.o": 0.085, - "build/src/snd12.o": 0.072, - "build/src/snd2.o": 0.082, - "build/src/snd3.o": 0.073, - "build/src/snd4.o": 0.076, - "build/src/snd5.o": 0.078, - "build/src/snd6.o": 0.078, - "build/src/snd7.o": 0.073, - "build/src/snd8.o": 0.085, - "build/src/snd9.o": 0.083, - "build/src/md_SC07_004/md_SC07_004.o": 0.528, - "build/src/ov_SC03_015/ov_SC03_015.o": 0.139, - "build/src/ov_SC03_015/ov_SC03_015_after.o": 0.537, - "build/src/ov_SC03_015/ov_SC03_015_jr_8012ACE0.o": 0.397, - "build/src/ov_SC03_015/ov_SC03_015_jr_80135888.o": 0.069, - "build/src/ov_SC03_015/ov_SC03_015_jr_80135A4C.o": 0.072, - "build/src/ov_SC03_015/ov_SC03_015_jr_80135D20.o": 0.137, - "build/src/ov_SC03_015/ov_SC03_015_jr_801380E0.o": 0.173, - "build/src/ov_SC03_015/ov_SC03_015_jr_8013C98C.o": 0.132, - "build/src/ov_SC03_015/ov_SC03_015_jr_8013F350.o": 0.092, - "build/src/ov_SC03_015/ov_SC03_015_jr_8013FFD8.o": 0.085, - "build/src/ov_SC03_015/ov_SC03_015_jr_80140608.o": 0.2, - "build/src/ov_SC03_015/ov_SC03_015_jr_8015444C.o": 0.084, - "build/src/ov_SC03_015/ov_SC03_015_jr_80154C24.o": 0.177, - "build/src/ov_SC03_015/ov_SC03_015_jr_801588CC.o": 0.112, - "build/src/ov_SC03_015/ov_SC03_015_jr_80159C84.o": 0.083, - "build/src/ov_SC03_015/ov_SC03_015_jr_8015A3C8.o": 0.075, - "build/src/ov_SC03_015/ov_SC03_015_jr_8015AE2C.o": 0.106, - "build/src/ov_SC03_015/ov_SC03_015_jr_8015C32C.o": 0.475, - "build/src/ov_SC03_015/ov_SC03_015_jr_8016AB6C.o": 0.287, - "build/src/ov_SC03_015/ov_SC03_015_jr_80171B4C.o": 0.107, - "build/src/ov_SC03_015/ov_SC03_015_jr_801734BC.o": 0.201, + "build/src/libgte17.o": 0.069, + "build/src/libgte18.o": 0.065, + "build/src/libgte19.o": 0.068, + "build/src/libgte2.o": 0.063, + "build/src/libgte20.o": 0.067, + "build/src/libgte21.o": 0.065, + "build/src/libgte22.o": 0.073, + "build/src/libgte23.o": 0.063, + "build/src/libgte24.o": 0.067, + "build/src/libgte25.o": 0.068, + "build/src/libgte26.o": 0.067, + "build/src/libgte27.o": 0.063, + "build/src/libgte28.o": 0.066, + "build/src/libgte29.o": 0.063, + "build/src/libgte3.o": 0.069, + "build/src/libgte30.o": 0.063, + "build/src/libgte4.o": 0.062, + "build/src/libgte5.o": 0.068, + "build/src/libgte6.o": 0.071, + "build/src/libgte7.o": 0.07, + "build/src/libgte8.o": 0.065, + "build/src/libgte9.o": 0.069, + "build/src/libmcrd1.o": 0.079, + "build/src/libmcrd2.o": 0.07, + "build/src/libpad1.o": 0.069, + "build/src/libpad2.o": 0.074, + "build/src/sgap.o": 0.068, + "build/src/sgap_2.o": 0.067, + "build/src/sgap_3.o": 0.067, + "build/src/sgap_4.o": 0.076, + "build/src/sgap_5.o": 0.068, + "build/src/sgap_6.o": 0.07, + "build/src/sgap_8.o": 0.086, + "build/src/snd1.o": 0.083, + "build/src/snd10.o": 0.065, + "build/src/snd11.o": 0.066, + "build/src/snd12.o": 0.071, + "build/src/snd2.o": 0.073, + "build/src/snd3.o": 0.072, + "build/src/snd4.o": 0.07, + "build/src/snd5.o": 0.073, + "build/src/snd6.o": 0.091, + "build/src/snd7.o": 0.08, + "build/src/snd8.o": 0.072, + "build/src/snd9.o": 0.073, + "build/src/md_SC07_004/md_SC07_004.o": 0.535, + "build/src/ov_SC03_015/ov_SC03_015.o": 0.144, + "build/src/ov_SC03_015/ov_SC03_015_after.o": 0.521, + "build/src/ov_SC03_015/ov_SC03_015_jr_8012ACE0.o": 0.43, + "build/src/ov_SC03_015/ov_SC03_015_jr_80135888.o": 0.081, + "build/src/ov_SC03_015/ov_SC03_015_jr_80135A4C.o": 0.081, + "build/src/ov_SC03_015/ov_SC03_015_jr_80135D20.o": 0.148, + "build/src/ov_SC03_015/ov_SC03_015_jr_801380E0.o": 0.184, + "build/src/ov_SC03_015/ov_SC03_015_jr_8013C98C.o": 0.131, + "build/src/ov_SC03_015/ov_SC03_015_jr_8013F350.o": 0.109, + "build/src/ov_SC03_015/ov_SC03_015_jr_8013FFD8.o": 0.09, + "build/src/ov_SC03_015/ov_SC03_015_jr_80140608.o": 0.199, + "build/src/ov_SC03_015/ov_SC03_015_jr_8015444C.o": 0.09, + "build/src/ov_SC03_015/ov_SC03_015_jr_80154C24.o": 0.194, + "build/src/ov_SC03_015/ov_SC03_015_jr_801588CC.o": 0.12, + "build/src/ov_SC03_015/ov_SC03_015_jr_80159C84.o": 0.075, + "build/src/ov_SC03_015/ov_SC03_015_jr_8015A3C8.o": 0.083, + "build/src/ov_SC03_015/ov_SC03_015_jr_8015AE2C.o": 0.102, + "build/src/ov_SC03_015/ov_SC03_015_jr_8015C32C.o": 0.491, + "build/src/ov_SC03_015/ov_SC03_015_jr_8016AB6C.o": 0.295, + "build/src/ov_SC03_015/ov_SC03_015_jr_80171B4C.o": 0.119, + "build/src/ov_SC03_015/ov_SC03_015_jr_801734BC.o": 0.218, "build/src/ov_SC03_015/ov_SC03_015_jr_801789AC.o": 0.074, - "build/src/ov_SC03_015/ov_SC03_015_jr_80178D40.o": 0.115, - "build/src/ov_SC03_015/ov_SC03_015_jr_8017A4AC.o": 0.081, - "build/src/ov_SC03_015/ov_SC03_015_jr_8017AE2C.o": 0.177, - "build/src/ov_SC03_015/ov_SC03_015_jr_8017EB7C.o": 0.213, - "build/src/ov_SC03_015/ov_SC03_015_jr_80184440.o": 0.059, - "build/src/ov_SC03_015/ov_SC03_015_jr_801848E4.o": 0.28, - "build/src/ov_SC03_015/ov_SC03_015_o0b.o": 0.054, - "build/src/ov_SC03_015/ov_SC03_015_o0c.o": 0.073, - "build/src/ov_SC03_015/ov_SC03_015_o0d.o": 0.073, - "build/src/ov_SC03_015/ov_SC03_015_o0e.o": 0.085, - "build/src/ov_SC04_011/ov_SC04_011.o": 0.137, - "build/src/ov_SC04_011/ov_SC04_011_after.o": 0.439, - "build/src/ov_SC04_011/ov_SC04_011_jr_8012ACE0.o": 0.382, - "build/src/ov_SC04_011/ov_SC04_011_jr_80135888.o": 0.061, - "build/src/ov_SC04_011/ov_SC04_011_jr_80135A4C.o": 0.071, - "build/src/ov_SC04_011/ov_SC04_011_jr_80135D20.o": 0.139, - "build/src/ov_SC04_011/ov_SC04_011_jr_801380E0.o": 0.177, - "build/src/ov_SC04_011/ov_SC04_011_jr_8013C98C.o": 0.131, - "build/src/ov_SC04_011/ov_SC04_011_jr_8013F350.o": 0.093, - "build/src/ov_SC04_011/ov_SC04_011_jr_8013FFD8.o": 0.085, - "build/src/ov_SC04_011/ov_SC04_011_jr_80140608.o": 0.187, - "build/src/ov_SC04_011/ov_SC04_011_jr_8015444C.o": 0.094, - "build/src/ov_SC04_011/ov_SC04_011_jr_80154C24.o": 0.185, - "build/src/ov_SC04_011/ov_SC04_011_jr_801588CC.o": 0.111, - "build/src/ov_SC04_011/ov_SC04_011_jr_80159C84.o": 0.086, - "build/src/ov_SC04_011/ov_SC04_011_jr_8015A3C8.o": 0.086, + "build/src/ov_SC03_015/ov_SC03_015_jr_80178D40.o": 0.103, + "build/src/ov_SC03_015/ov_SC03_015_jr_8017A4AC.o": 0.085, + "build/src/ov_SC03_015/ov_SC03_015_jr_8017AE2C.o": 0.186, + "build/src/ov_SC03_015/ov_SC03_015_jr_8017EB7C.o": 0.221, + "build/src/ov_SC03_015/ov_SC03_015_jr_80184440.o": 0.069, + "build/src/ov_SC03_015/ov_SC03_015_jr_801848E4.o": 0.293, + "build/src/ov_SC03_015/ov_SC03_015_o0b.o": 0.067, + "build/src/ov_SC03_015/ov_SC03_015_o0c.o": 0.074, + "build/src/ov_SC03_015/ov_SC03_015_o0d.o": 0.071, + "build/src/ov_SC03_015/ov_SC03_015_o0e.o": 0.082, + "build/src/ov_SC04_011/ov_SC04_011.o": 0.146, + "build/src/ov_SC04_011/ov_SC04_011_after.o": 0.443, + "build/src/ov_SC04_011/ov_SC04_011_jr_8012ACE0.o": 0.36, + "build/src/ov_SC04_011/ov_SC04_011_jr_80135888.o": 0.064, + "build/src/ov_SC04_011/ov_SC04_011_jr_80135A4C.o": 0.061, + "build/src/ov_SC04_011/ov_SC04_011_jr_80135D20.o": 0.136, + "build/src/ov_SC04_011/ov_SC04_011_jr_801380E0.o": 0.176, + "build/src/ov_SC04_011/ov_SC04_011_jr_8013C98C.o": 0.129, + "build/src/ov_SC04_011/ov_SC04_011_jr_8013F350.o": 0.089, + "build/src/ov_SC04_011/ov_SC04_011_jr_8013FFD8.o": 0.078, + "build/src/ov_SC04_011/ov_SC04_011_jr_80140608.o": 0.192, + "build/src/ov_SC04_011/ov_SC04_011_jr_8015444C.o": 0.082, + "build/src/ov_SC04_011/ov_SC04_011_jr_80154C24.o": 0.182, + "build/src/ov_SC04_011/ov_SC04_011_jr_801588CC.o": 0.101, + "build/src/ov_SC04_011/ov_SC04_011_jr_80159C84.o": 0.08, + "build/src/ov_SC04_011/ov_SC04_011_jr_8015A3C8.o": 0.085, "build/src/ov_SC04_011/ov_SC04_011_jr_8015AE2C.o": 0.109, - "build/src/ov_SC04_011/ov_SC04_011_jr_8015C32C.o": 0.39, - "build/src/ov_SC04_011/ov_SC04_011_jr_8016AB6C.o": 0.258, - "build/src/ov_SC04_011/ov_SC04_011_jr_80171B4C.o": 0.11, - "build/src/ov_SC04_011/ov_SC04_011_jr_801734BC.o": 0.176, - "build/src/ov_SC04_011/ov_SC04_011_jr_801789AC.o": 0.069, - "build/src/ov_SC04_011/ov_SC04_011_jr_80178D40.o": 0.107, - "build/src/ov_SC04_011/ov_SC04_011_jr_8017A4AC.o": 0.072, - "build/src/ov_SC04_011/ov_SC04_011_jr_8017AE2C.o": 0.11, - "build/src/ov_SC04_011/ov_SC04_011_jr_8017D494.o": 0.454, - "build/src/ov_SC04_011/ov_SC04_011_o0b.o": 0.05, - "build/src/ov_SC04_011/ov_SC04_011_o0c.o": 0.062 + "build/src/ov_SC04_011/ov_SC04_011_jr_8015C32C.o": 0.368, + "build/src/ov_SC04_011/ov_SC04_011_jr_8016AB6C.o": 0.227, + "build/src/ov_SC04_011/ov_SC04_011_jr_80171B4C.o": 0.114, + "build/src/ov_SC04_011/ov_SC04_011_jr_801734BC.o": 0.194, + "build/src/ov_SC04_011/ov_SC04_011_jr_801789AC.o": 0.074, + "build/src/ov_SC04_011/ov_SC04_011_jr_80178D40.o": 0.114, + "build/src/ov_SC04_011/ov_SC04_011_jr_8017A4AC.o": 0.084, + "build/src/ov_SC04_011/ov_SC04_011_jr_8017AE2C.o": 0.117, + "build/src/ov_SC04_011/ov_SC04_011_jr_8017D494.o": 0.461, + "build/src/ov_SC04_011/ov_SC04_011_o0b.o": 0.059, + "build/src/ov_SC04_011/ov_SC04_011_o0c.o": 0.071 }, "ok": true, "seconds": 2.1 diff --git a/.run/P36/delever/ledger.jsonl b/.run/P36/delever/ledger.jsonl index 520d730bfa..202736fd36 100644 --- a/.run/P36/delever/ledger.jsonl +++ b/.run/P36/delever/ledger.jsonl @@ -32479,3 +32479,155 @@ {"ts": "2026-10-02 20:16:24", "label": "t8_r2", "rung": "R", "calib": {"head": "836575d461", "stamp": "588cbf38c6e4"}, "tu": "src/shared/ov/func_8012C890__73f9080b.h", "fn": "func_8012C890", "addr": 2148714640, "aliases": ["ov_SC04_008", "ov_SC05_009"], "header": true, "nhash_before": "fdea804fac944d7874892061563887debbf5f021", "nhash_after": "fdea804fac944d7874892061563887debbf5f021", "candidates": 60, "pins": 0, "verdict": "RESIDUE", "recipe": null, "how": null, "sites": [{"ord": 0, "kind": "pin", "cls": "A", "detail": "$3", "via": "", "line": 33, "verdict": "REMOVED", "why": "", "oracle": "IDENTICAL"}, {"ord": 1, "kind": "cast", "cls": "C", "detail": "volatile u16 *", "via": "", "line": 35, "verdict": "REMOVED", "why": "", "oracle": "IDENTICAL"}, {"ord": 2, "kind": "cast", "cls": "C", "detail": "volatile u16 *", "via": "", "line": 36, "verdict": "NEEDED", "why": "", "oracle": "DIFFERS"}]} {"ts": "2026-10-02 20:27:35", "label": "t8_r2", "rung": "R", "calib": {"head": "836575d461", "stamp": "588cbf38c6e4"}, "tu": "src/shared/ov/func_8012944C.h", "fn": "func_8012944C", "addr": 2148701260, "aliases": ["ov_MAIN_012", "ov_SC01_000", "ov_SC01_001", "ov_SC01_004", "ov_SC01_005", "ov_SC01_006", "ov_SC01_008", "ov_SC01_009", "ov_SC01_074", "ov_SC01_077", "ov_SC01_080", "ov_SC01_084", "ov_SC02_000", "ov_SC02_003", "ov_SC02_004", "ov_SC02_005", "ov_SC02_011", "ov_SC02_015", "ov_SC02_016", "ov_SC02_017", "ov_SC02_021", "ov_SC02_026", "ov_SC02_027", "ov_SC02_028", "ov_SC02_031", "ov_SC02_035", "ov_SC02_037", "ov_SC02_039", "ov_SC02_041", "ov_SC03_001", "ov_SC03_002", "ov_SC03_003", "ov_SC03_006", "ov_SC03_007", "ov_SC03_010", "ov_SC03_011", "ov_SC03_012", "ov_SC03_013", "ov_SC03_014", "ov_SC03_015", "ov_SC03_023", "ov_SC03_024", "ov_SC03_028", "ov_SC03_029", "ov_SC03_030", "ov_SC03_031", "ov_SC03_089", "ov_SC03_090", "ov_SC03_091", "ov_SC03_092", "ov_SC03_093", "ov_SC03_094", "ov_SC03_095", "ov_SC03_096", "ov_SC03_097", "ov_SC03_098", "ov_SC03_099", "ov_SC03_100", "ov_SC03_101", "ov_SC03_102", "ov_SC03_103", "ov_SC03_104", "ov_SC03_105", "ov_SC03_107", "ov_SC03_108", "ov_SC03_109", "ov_SC03_110", "ov_SC03_111", "ov_SC03_112", "ov_SC03_113", "ov_SC03_114", "ov_SC03_115", "ov_SC03_116", "ov_SC03_117", "ov_SC03_118", "ov_SC03_119", "ov_SC03_121", "ov_SC03_124", "ov_SC03_125", "ov_SC03_126", "ov_SC04_000", "ov_SC04_002", "ov_SC04_003", "ov_SC04_004", "ov_SC04_005", "ov_SC04_006", "ov_SC04_007", "ov_SC04_008", "ov_SC04_009", "ov_SC04_010", "ov_SC04_011", "ov_SC04_012", "ov_SC04_015", "ov_SC04_016", "ov_SC04_018", "ov_SC04_019", "ov_SC04_020", "ov_SC04_021", "ov_SC05_000", "ov_SC05_001", "ov_SC05_002", "ov_SC05_003", "ov_SC05_004", "ov_SC05_005", "ov_SC05_006", "ov_SC05_007", "ov_SC05_008", "ov_SC05_009", "ov_SC05_010", "ov_SC05_011", "ov_SC05_017", "ov_SC05_018", "ov_SC05_019", "ov_SC06_000", "ov_SC06_006", "ov_SC06_008", "ov_SC06_010", "ov_SC06_011", "ov_SC06_013", "ov_SC06_014", "ov_SC06_015", "ov_SC06_016", "ov_SC06_018", "ov_SC06_020", "ov_SC06_022", "ov_SC06_024", "ov_SC06_025", "ov_SC06_027", "ov_SC06_029", "ov_SC06_030", "ov_SC06_032", "ov_SC06_033", "ov_SC07_000", "ov_SC07_001", "ov_SC07_002", "ov_SC07_006", "ov_SC07_007", "ov_SC07_008", "ov_SC07_009", "ov_SC07_010", "ov_SC07_011"], "header": true, "nhash_before": "0b9a7ad3ea0cae0bfcb85c561ce65d5a2149b6ea", "nhash_after": "0b9a7ad3ea0cae0bfcb85c561ce65d5a2149b6ea", "candidates": 47, "pins": 1, "verdict": "RESIDUE", "recipe": null, "how": null, "sites": [{"ord": 0, "kind": "pin", "cls": "A", "detail": "$16", "via": "", "line": 9, "verdict": "REMOVED", "why": "", "oracle": "IDENTICAL"}, {"ord": 1, "kind": "pin", "cls": "A", "detail": "$17", "via": "", "line": 10, "verdict": "NEEDED", "why": "", "oracle": "DIFFERS"}, {"ord": 2, "kind": "pin", "cls": "A", "detail": "$18", "via": "", "line": 11, "verdict": "REMOVED", "why": "", "oracle": "IDENTICAL"}, {"ord": 3, "kind": "pin", "cls": "A", "detail": "$19", "via": "", "line": 12, "verdict": "REMOVED", "why": "", "oracle": "IDENTICAL"}]} {"ts": "2026-10-02 20:31:55", "label": "t8_r2", "rung": "R", "calib": {"head": "836575d461", "stamp": "588cbf38c6e4"}, "tu": "src/shared/ov/func_8012A860.h", "fn": "func_8012A860", "addr": 2148706400, "aliases": ["ov_MAIN_012", "ov_SC01_000", "ov_SC01_001", "ov_SC01_004", "ov_SC01_005", "ov_SC01_006", "ov_SC01_008", "ov_SC01_009", "ov_SC01_074", "ov_SC01_077", "ov_SC01_080", "ov_SC01_084", "ov_SC02_000", "ov_SC02_003", "ov_SC02_004", "ov_SC02_005", "ov_SC02_011", "ov_SC02_015", "ov_SC02_016", "ov_SC02_017", "ov_SC02_021", "ov_SC02_026", "ov_SC02_027", "ov_SC02_028", "ov_SC02_031", "ov_SC02_035", "ov_SC02_037", "ov_SC02_039", "ov_SC02_041", "ov_SC03_001", "ov_SC03_002", "ov_SC03_003", "ov_SC03_006", "ov_SC03_007", "ov_SC03_010", "ov_SC03_011", "ov_SC03_012", "ov_SC03_013", "ov_SC03_014", "ov_SC03_015", "ov_SC03_023", "ov_SC03_024", "ov_SC03_028", "ov_SC03_029", "ov_SC03_030", "ov_SC03_031", "ov_SC03_089", "ov_SC03_090", "ov_SC03_091", "ov_SC03_092", "ov_SC03_093", "ov_SC03_094", "ov_SC03_095", "ov_SC03_096", "ov_SC03_097", "ov_SC03_098", "ov_SC03_099", "ov_SC03_100", "ov_SC03_101", "ov_SC03_102", "ov_SC03_103", "ov_SC03_104", "ov_SC03_105", "ov_SC03_107", "ov_SC03_108", "ov_SC03_109", "ov_SC03_110", "ov_SC03_111", "ov_SC03_112", "ov_SC03_113", "ov_SC03_114", "ov_SC03_115", "ov_SC03_116", "ov_SC03_117", "ov_SC03_118", "ov_SC03_119", "ov_SC03_121", "ov_SC03_124", "ov_SC03_125", "ov_SC03_126", "ov_SC04_000", "ov_SC04_002", "ov_SC04_003", "ov_SC04_004", "ov_SC04_005", "ov_SC04_006", "ov_SC04_007", "ov_SC04_008", "ov_SC04_009", "ov_SC04_010", "ov_SC04_011", "ov_SC04_012", "ov_SC04_015", "ov_SC04_016", "ov_SC04_018", "ov_SC04_019", "ov_SC04_020", "ov_SC04_021", "ov_SC05_000", "ov_SC05_001", "ov_SC05_002", "ov_SC05_003", "ov_SC05_004", "ov_SC05_005", "ov_SC05_006", "ov_SC05_007", "ov_SC05_008", "ov_SC05_009", "ov_SC05_010", "ov_SC05_011", "ov_SC05_017", "ov_SC05_018", "ov_SC05_019", "ov_SC06_000", "ov_SC06_006", "ov_SC06_008", "ov_SC06_010", "ov_SC06_011", "ov_SC06_013", "ov_SC06_014", "ov_SC06_015", "ov_SC06_016", "ov_SC06_018", "ov_SC06_020", "ov_SC06_022", "ov_SC06_024", "ov_SC06_025", "ov_SC06_027", "ov_SC06_029", "ov_SC06_030", "ov_SC06_032", "ov_SC06_033", "ov_SC07_000", "ov_SC07_001", "ov_SC07_002", "ov_SC07_006", "ov_SC07_007", "ov_SC07_008", "ov_SC07_009", "ov_SC07_010", "ov_SC07_011"], "header": true, "nhash_before": "c8266f756b6570946a909ead97fdb3e208cbe101", "nhash_after": "c8266f756b6570946a909ead97fdb3e208cbe101", "candidates": 18, "pins": 1, "verdict": "RESIDUE", "recipe": null, "how": null, "sites": [{"ord": 0, "kind": "pin", "cls": "A", "detail": "$4", "via": "", "line": 7, "verdict": "NEEDED", "why": "", "oracle": "DIFFERS"}]} +{"ts": "2026-10-02 20:47:36", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/800.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.6469848155975342, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 16, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 699, "action": "call", "name": "gte_ldclmv"}, {"line": 711, "action": "call", "name": "gte_ldclmv"}, {"line": 723, "action": "call", "name": "gte_ldclmv"}, {"line": 9234, "action": "call", "name": "gte_SetRotTransMatrix"}, {"line": 9549, "action": "call", "name": "gte_SetRotMatrix"}, {"line": 9556, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 9562, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 9568, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 9579, "action": "call", "name": "gte_SetRotMatrix"}, {"line": 9585, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 9591, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 9597, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 9604, "action": "call", "name": "gte_SetTransMatrix"}, {"line": 9610, "action": "call", "name": "gte_ldlv0+gte_rtv0tr"}, {"line": 9618, "action": "call", "name": "gte_SetRotMatrix"}, {"line": 9623, "action": "call", "name": "gte_SetTransMatrix"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:36", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_030/ov_SC03_030_jr_8017AE2C.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.2933652400970459, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 6, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 6358, "action": "call", "name": "gte_SetRotMatrix"}, {"line": 6365, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 6373, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 6382, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 6391, "action": "call", "name": "gte_SetTransMatrix"}, {"line": 6398, "action": "call", "name": "gte_ldlv0+gte_rtv0tr"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:36", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_089/ov_SC03_089_jr_8017CA80.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.41779088973999023, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 6, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 6146, "action": "call", "name": "gte_SetRotMatrix"}, {"line": 6153, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 6162, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 6171, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 6180, "action": "call", "name": "gte_SetTransMatrix"}, {"line": 6187, "action": "call", "name": "gte_ldlv0+gte_rtv0tr"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:36", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_090/ov_SC03_090_jr_8017CA80.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.4876556396484375, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 6, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 6130, "action": "call", "name": "gte_SetRotMatrix"}, {"line": 6137, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 6146, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 6155, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 6164, "action": "call", "name": "gte_SetTransMatrix"}, {"line": 6171, "action": "call", "name": "gte_ldlv0+gte_rtv0tr"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:36", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_091/ov_SC03_091_jr_8018326C.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.3250148296356201, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 6, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 4463, "action": "call", "name": "gte_SetRotMatrix"}, {"line": 4470, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 4479, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 4488, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 4497, "action": "call", "name": "gte_SetTransMatrix"}, {"line": 4504, "action": "call", "name": "gte_ldlv0+gte_rtv0tr"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:36", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_104/ov_SC03_104_jr_80182038.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.21338891983032227, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 6, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 3403, "action": "call", "name": "gte_SetRotMatrix"}, {"line": 3410, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 3419, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 3428, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 3437, "action": "call", "name": "gte_SetTransMatrix"}, {"line": 3444, "action": "call", "name": "gte_ldlv0+gte_rtv0tr"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:36", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/md_MAIN_019/md_MAIN_019.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.13544178009033203, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 3, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 400, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 411, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 422, "action": "call", "name": "gte_ldclmv+gte_rtir"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:36", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_011/ov_SC02_011_jr_80183178.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.2673959732055664, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 3, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 3500, "action": "call", "name": "gte_ldv0"}, {"line": 3501, "action": "call", "name": "gte_rtps"}, {"line": 3503, "action": "call", "name": "gte_stflg"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:36", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/md_SC07_004/md_SC07_004.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.5046851634979248, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 5840, "action": "call", "name": "gte_SetRotMatrix"}, {"line": 5847, "action": "call", "name": "gte_SetTransMatrix"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:36", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_MAIN_012/ov_MAIN_012_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.22666430473327637, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1148, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1162, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:36", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC01_000/ov_SC01_000_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.18219876289367676, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:36", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC01_001/ov_SC01_001_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.18859434127807617, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:36", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC01_004/ov_SC01_004_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.19687390327453613, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:36", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC01_005/ov_SC01_005_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 2, "seconds": 0.3019566535949707, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:36", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC01_008/ov_SC01_008_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.18961048126220703, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:36", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC01_009/ov_SC01_009_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.20418548583984375, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:37", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC01_074/ov_SC01_074_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.17447948455810547, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:37", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC01_077/ov_SC01_077_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.166306734085083, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1406, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1420, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:37", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC01_080/ov_SC01_080_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15948128700256348, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:37", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC01_084/ov_SC01_084_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.17032837867736816, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:37", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_000/ov_SC02_000_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 2, "seconds": 0.3276488780975342, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:37", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_004/ov_SC02_004_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1570758819580078, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:37", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_005/ov_SC02_005_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.16848540306091309, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:37", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_011/ov_SC02_011_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.17954659461975098, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:37", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_015/ov_SC02_015_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.18098187446594238, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:37", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_016/ov_SC02_016_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1674656867980957, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:37", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_017/ov_SC02_017_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1699354648590088, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:37", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_021/ov_SC02_021_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.16829872131347656, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:37", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_026/ov_SC02_026_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15383386611938477, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:37", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_027/ov_SC02_027_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.146284818649292, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:37", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_028/ov_SC02_028_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1435999870300293, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_031/ov_SC02_031_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15344738960266113, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_035/ov_SC02_035_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14889931678771973, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_037/ov_SC02_037_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15979504585266113, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1148, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1162, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_039/ov_SC02_039_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15721416473388672, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_041/ov_SC02_041_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.16495013236999512, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_001/ov_SC03_001_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.16630840301513672, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_002/ov_SC03_002_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1705796718597412, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_003/ov_SC03_003_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15777301788330078, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_006/ov_SC03_006_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15644550323486328, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_007/ov_SC03_007_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1732323169708252, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_010/ov_SC03_010_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.165358304977417, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_011/ov_SC03_011_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1744694709777832, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1102, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1116, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_012/ov_SC03_012_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.16753196716308594, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_013/ov_SC03_013_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1728048324584961, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_014/ov_SC03_014_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 2, "seconds": 0.29587888717651367, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_023/ov_SC03_023_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15688586235046387, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_024/ov_SC03_024_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14421439170837402, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_028/ov_SC03_028_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14889764785766602, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_029/ov_SC03_029_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15183401107788086, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_030/ov_SC03_030_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14484906196594238, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1102, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1116, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_031/ov_SC03_031_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14491033554077148, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_089/ov_SC03_089_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14224576950073242, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_090/ov_SC03_090_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15962553024291992, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_091/ov_SC03_091_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1645505428314209, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_092/ov_SC03_092_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1649792194366455, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:38", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_093/ov_SC03_093_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15701913833618164, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_094/ov_SC03_094_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15548467636108398, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_095/ov_SC03_095_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15835022926330566, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_096/ov_SC03_096_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15559625625610352, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_097/ov_SC03_097_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1549844741821289, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_098/ov_SC03_098_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.148240327835083, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_099/ov_SC03_099_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14132285118103027, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_100/ov_SC03_100_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1543734073638916, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_101/ov_SC03_101_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15121197700500488, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_102/ov_SC03_102_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14071321487426758, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_103/ov_SC03_103_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14680266380310059, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1102, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1116, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_104/ov_SC03_104_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14590024948120117, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_105/ov_SC03_105_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15032100677490234, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_107/ov_SC03_107_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14585614204406738, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1149, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1163, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_108/ov_SC03_108_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1562647819519043, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_109/ov_SC03_109_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1485424041748047, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_110/ov_SC03_110_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.16167402267456055, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_111/ov_SC03_111_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15522432327270508, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_112/ov_SC03_112_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1564185619354248, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_113/ov_SC03_113_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1571955680847168, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_114/ov_SC03_114_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.16196131706237793, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_115/ov_SC03_115_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15122628211975098, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_116/ov_SC03_116_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14321470260620117, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_117/ov_SC03_117_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1452789306640625, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_118/ov_SC03_118_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 2, "seconds": 0.3055388927459717, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:39", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_121/ov_SC03_121_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14660882949829102, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_124/ov_SC03_124_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14936470985412598, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC03_125/ov_SC03_125_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1463775634765625, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC04_000/ov_SC04_000_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15488219261169434, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC04_002/ov_SC04_002_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15486979484558105, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC04_003/ov_SC04_003_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1481473445892334, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC04_004/ov_SC04_004_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14776110649108887, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1099, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1113, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC04_005/ov_SC04_005_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15911579132080078, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC04_006/ov_SC04_006_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15434980392456055, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC04_007/ov_SC04_007_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.16181468963623047, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC04_009/ov_SC04_009_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1527881622314453, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC04_010/ov_SC04_010_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15201425552368164, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC04_011/ov_SC04_011_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14626765251159668, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC04_012/ov_SC04_012_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1537168025970459, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC04_015/ov_SC04_015_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1441175937652588, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC04_016/ov_SC04_016_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1427931785583496, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC04_018/ov_SC04_018_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 2, "seconds": 0.2931206226348877, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC04_020/ov_SC04_020_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14679408073425293, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC05_000/ov_SC05_000_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15800929069519043, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC05_001/ov_SC05_001_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1597750186920166, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC05_002/ov_SC05_002_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14904546737670898, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC05_003/ov_SC05_003_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1565690040588379, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC05_004/ov_SC05_004_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14814162254333496, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1103, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1117, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC05_005/ov_SC05_005_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1571950912475586, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC05_006/ov_SC05_006_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.16040611267089844, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC05_007/ov_SC05_007_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1684401035308838, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC05_008/ov_SC05_008_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15264272689819336, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:40", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC05_010/ov_SC05_010_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15914320945739746, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC05_011/ov_SC05_011_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15247559547424316, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC05_017/ov_SC05_017_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14966940879821777, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC05_018/ov_SC05_018_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15508079528808594, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_000/ov_SC06_000_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1545579433441162, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1104, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1118, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_006/ov_SC06_006_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14383840560913086, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_008/ov_SC06_008_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1458585262298584, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_010/ov_SC06_010_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.16064739227294922, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1103, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1117, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_011/ov_SC06_011_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1548755168914795, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_013/ov_SC06_013_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14686036109924316, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_014/ov_SC06_014_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15108919143676758, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_015/ov_SC06_015_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14808177947998047, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_016/ov_SC06_016_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1569352149963379, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_018/ov_SC06_018_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1535954475402832, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_020/ov_SC06_020_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15150904655456543, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_022/ov_SC06_022_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1626274585723877, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_024/ov_SC06_024_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15243077278137207, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_025/ov_SC06_025_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.16611480712890625, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_027/ov_SC06_027_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14821457862854004, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_029/ov_SC06_029_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1545553207397461, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_030/ov_SC06_030_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14809107780456543, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_032/ov_SC06_032_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14463353157043457, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_033/ov_SC06_033_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1493663787841797, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:41", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC07_000/ov_SC07_000_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14466357231140137, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1101, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1115, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:42", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC07_001/ov_SC07_001_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14642024040222168, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:42", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC07_002/ov_SC07_002_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14833974838256836, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:42", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC07_006/ov_SC07_006_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.144059419631958, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1396, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1410, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:42", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC07_007/ov_SC07_007_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15300464630126953, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1103, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1117, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:42", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC07_008/ov_SC07_008_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15443658828735352, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:42", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC07_009/ov_SC07_009_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15486836433410645, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1100, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1114, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:42", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC07_010/ov_SC07_010_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15505623817443848, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1106, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1120, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:42", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC07_011/ov_SC07_011_jr_801380E0.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.15811991691589355, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 1103, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 1117, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:42", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_005/ov_SC02_005_jr_80185E80.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.2652924060821533, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 1, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 4657, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:42", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC02_016/ov_SC02_016_jr_8017DC70.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.14795351028442383, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 1, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 3682, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:42", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_013/ov_SC06_013_jr_8017BEBC.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1351168155670166, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 1, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 3322, "action": "call", "name": "gte_SetRotTransMatrix"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:42", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_014/ov_SC06_014_jr_8017BEBC.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.16289067268371582, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 1, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 4022, "action": "call", "name": "gte_SetRotTransMatrix"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:42", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_015/ov_SC06_015_jr_8017BEBC.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.1282956600189209, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 1, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 3201, "action": "call", "name": "gte_SetRotTransMatrix"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:42", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/ov_SC06_029/ov_SC06_029_jr_8017C954.c", "fn": null, "addr": null, "aliases": null, "header": false, "sites": [], "compiles": 1, "seconds": 0.28840184211730957, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 0, "direct_levers": 1, "direct_none": 0, "marked": 1, "defs": [], "direct": [{"line": 6301, "action": "lever-call", "variant": "gte_SetRotTransMatrix_m", "delta": ["memory"]}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:43", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/shared/ov/func_80132784.h", "fn": null, "addr": null, "aliases": null, "header": true, "sites": [], "compiles": 141, "seconds": 65.52182054519653, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 12, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 72, "action": "call", "name": "gte_SetRotMatrix"}, {"line": 77, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 82, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 87, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 92, "action": "call", "name": "gte_SetTransMatrix"}, {"line": 96, "action": "call", "name": "gte_ldlv0+gte_rtv0tr"}, {"line": 115, "action": "call", "name": "gte_SetRotMatrix"}, {"line": 120, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 125, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 130, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 135, "action": "call", "name": "gte_SetTransMatrix"}, {"line": 139, "action": "call", "name": "gte_ldlv0+gte_rtv0tr"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:47", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/shared/ov/func_8012EC04.h", "fn": null, "addr": null, "aliases": null, "header": true, "sites": [], "compiles": 141, "seconds": 65.0982871055603, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 6, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 44, "action": "call", "name": "gte_SetRotMatrix"}, {"line": 50, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 57, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 64, "action": "call", "name": "gte_ldclmv+gte_rtir"}, {"line": 71, "action": "call", "name": "gte_SetTransMatrix"}, {"line": 77, "action": "call", "name": "gte_ldlv0+gte_rtv0tr"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:51", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/shared/ov/func_8013B274__28562738.h", "fn": null, "addr": null, "aliases": null, "header": true, "sites": [], "compiles": 3, "seconds": 0.4244568347930908, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 51, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 65, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:51", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/shared/ov/func_8013B274__9e44db0b.h", "fn": null, "addr": null, "aliases": null, "header": true, "sites": [], "compiles": 2, "seconds": 0.2628593444824219, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 2, "direct_levers": 0, "direct_none": 0, "marked": 0, "defs": [], "direct": [{"line": 51, "action": "call", "name": "gte_ldv0+gte_rtv0tr"}, {"line": 65, "action": "call", "name": "gte_ldv0+gte_rtv0"}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:51", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/shared/ov/func_8013AA24.h", "fn": null, "addr": null, "aliases": null, "header": true, "sites": [], "compiles": 141, "seconds": 29.0671706199646, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 0, "direct_levers": 1, "direct_none": 0, "marked": 1, "defs": [], "direct": [{"line": 29, "action": "lever-call", "variant": "gte_SetRotTransMatrix_m", "delta": ["memory"]}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} +{"ts": "2026-10-02 20:47:53", "label": "t8_gte1", "rung": "gte", "calib": {"head": "577892fc5d", "stamp": "588cbf38c6e4"}, "tu": "src/shared/ov/func_8013AB54.h", "fn": null, "addr": null, "aliases": null, "header": true, "sites": [], "compiles": 141, "seconds": 29.05392289161682, "record": {"deleted": 0, "renamed_defs": 0, "use_renames": 0, "direct_calls": 0, "direct_levers": 1, "direct_none": 0, "marked": 1, "defs": [], "direct": [{"line": 42, "action": "lever-call", "variant": "gte_SetRotTransMatrix_m", "delta": ["memory"]}], "kept": 0, "variants_freed": 0, "variants_kept": 0}, "verdict": "CONSOLIDATED"} diff --git a/.run/P36/gte/canonical.json b/.run/P36/gte/canonical.json index bd6220e710..f3579a5280 100644 --- a/.run/P36/gte/canonical.json +++ b/.run/P36/gte/canonical.json @@ -1,92 +1,6 @@ { - "generated": "2026-10-02 18:33", + "generated": "2026-10-02 20:47", "canonical": { - "08008ce80c008de810008ee8|0|1": { - "name": "gte_stsxy3_f3", - "params": "(r0)", - "body": "__asm__ volatile (\n \"swc2 $12, 8( %0 );\"\n \"swc2 $13, 12( %0 );\"\n \"swc2 $14, 16( %0 )\"\n :\n : \"r\"( r0 )\n : \"memory\" )", - "clob": [ - "memory" - ], - "defs": 72, - "files": 72, - "synthesized": false, - "names": { - "gte_stsxy3_f4": 73, - "gte_stsxy3_f3": 1 - }, - "sony": true, - "nin": 1, - "nout": 0, - "tmpl": "swc2 $12, 8( %0 );swc2 $13, 12( %0 );swc2 $14, 16( %0 )", - "outs_first": false - }, - "00000000000000001200484a|0|0": { - "name": "gte_rtv0tr", - "params": "()", - "body": "__asm__ volatile (\"nop;nop;mvmva 1, 0, 0, 0, 0\")", - "clob": [], - "defs": 0, - "files": 0, - "synthesized": false, - "names": { - "gte_rt_m": 55, - "gte_rtv0tr_m": 3, - "gte_mvmva0": 6, - "gte_rtv0tr": 1 - }, - "sony": true, - "nin": 0, - "nout": 0, - "tmpl": "nop;nop;mvmva 1, 0, 0, 0, 0", - "outs_first": false - }, - "00008c8c04008d8c0000cc480008cd4808008c8c0c008d8c10008e8c0010cc480018cd480020ce48|0|1": { - "name": "gte_SetRotMatrix", - "params": "(r0)", - "body": "__asm__ volatile (\n \"lw $12, 0( %0 );\"\n \"lw $13, 4( %0 );\"\n \"ctc2 $12, $0;\"\n \"ctc2 $13, $1;\"\n \"lw $12, 8( %0 );\"\n \"lw $13, 12( %0 );\"\n \"lw $14, 16( %0 );\"\n \"ctc2 $12, $2;\"\n \"ctc2 $13, $3;\"\n \"ctc2 $14, $4\"\n :\n : \"r\"( r0 )\n : \"$12\", \"$13\", \"$14\" )", - "clob": [ - "$12", - "$13", - "$14" - ], - "defs": 0, - "files": 0, - "synthesized": false, - "names": { - "gte_SetRotMatrix_m": 3, - "gte_SetRotMatrix": 1 - }, - "sony": true, - "nin": 1, - "nout": 0, - "tmpl": "lw $12, 0( %0 );lw $13, 4( %0 );ctc2 $12, $0;ctc2 $13, $1;lw $12, 8( %0 );lw $13, 12( %0 );lw $14, 16( %0 );ctc2 $12, $2;ctc2 $13, $3;ctc2 $14, $4", - "outs_first": false, - "inline": 13 - }, - "14008c8c18008d8c0028cc481c008e8c0030cd480038ce48|0|1": { - "name": "gte_SetTransMatrix", - "params": "(r0)", - "body": "__asm__ volatile (\n \"lw $12, 20( %0 );\"\n \"lw $13, 24( %0 );\"\n \"ctc2 $12, $5;\"\n \"lw $14, 28( %0 );\"\n \"ctc2 $13, $6;\"\n \"ctc2 $14, $7\"\n :\n : \"r\"( r0 )\n : \"$12\", \"$13\", \"$14\" )", - "clob": [ - "$12", - "$13", - "$14" - ], - "defs": 0, - "files": 0, - "synthesized": false, - "names": { - "gte_SetTransMatrix_m": 3, - "gte_SetTransMatrix": 1 - }, - "sony": true, - "nin": 1, - "nout": 0, - "tmpl": "lw $12, 20( %0 );lw $13, 24( %0 );ctc2 $12, $5;lw $14, 28( %0 );ctc2 $13, $6;ctc2 $14, $7", - "outs_first": false, - "inline": 12 - }, "00008c8c04008d8c0000cc480008cd4808008c8c0c008d8c10008e8c0010cc480018cd480020ce4814008c8c18008d8c0028cc481c008e8c0030cd480038ce48|0|1": { "name": "gte_SetRotTransMatrix", "params": "(r0)", @@ -111,28 +25,70 @@ "outs_first": false, "inline": 7 }, - "00008c9406008d940c008e9400488c4800508d4800588e48000000000000000012e0494a+00480c4800500d4800580e4800008ca406008da40c008ea4|0|2": { - "name": "gte_rt_alt2", - "params": "(p)", - "body": "__asm__ volatile (\n \"lhu $12, 0( %0 );\"\n \"lhu $13, 6( %0 );\"\n \"lhu $14, 12( %0 );\"\n \"mtc2 $12, $9;\"\n \"mtc2 $13, $10;\"\n \"mtc2 $14, $11;\"\n \"nop;\"\n \"nop;\"\n \"mvmva 1, 0, 3, 3, 0\"\n :\n : \"r\"( p )\n : \"$12\", \"$13\", \"$14\", \"memory\");\n __asm__ volatile (\n \"mfc2 $12, $9;\"\n \"mfc2 $13, $10;\"\n \"mfc2 $14, $11;\"\n \"sh $12, 0( %0 );\"\n \"sh $13, 6( %0 );\"\n \"sh $14, 12( %0 )\"\n :\n : \"r\"( p )\n : \"$12\", \"$13\", \"$14\", \"memory\")", + "00000000000000001200484a|0|0": { + "name": "gte_rtv0tr", + "params": "()", + "body": "__asm__ volatile (\"nop;nop;mvmva 1, 0, 0, 0, 0\")", + "clob": [], + "defs": 0, + "files": 0, + "synthesized": false, + "names": { + "gte_rtv0tr": 1, + "gte_rtv0tr_m": 1, + "gte_mvmva0": 1 + }, + "sony": true, + "nin": 0, + "nout": 0, + "tmpl": "nop;nop;mvmva 1, 0, 0, 0, 0", + "outs_first": false + }, + "00008c8c04008d8c0000cc480008cd4808008c8c0c008d8c10008e8c0010cc480018cd480020ce48|0|1": { + "name": "gte_SetRotMatrix", + "params": "(r0)", + "body": "__asm__ volatile (\n \"lw $12, 0( %0 );\"\n \"lw $13, 4( %0 );\"\n \"ctc2 $12, $0;\"\n \"ctc2 $13, $1;\"\n \"lw $12, 8( %0 );\"\n \"lw $13, 12( %0 );\"\n \"lw $14, 16( %0 );\"\n \"ctc2 $12, $2;\"\n \"ctc2 $13, $3;\"\n \"ctc2 $14, $4\"\n :\n : \"r\"( r0 )\n : \"$12\", \"$13\", \"$14\" )", "clob": [ "$12", "$13", - "$14", - "memory" + "$14" ], - "defs": 1, - "files": 1, + "defs": 0, + "files": 0, "synthesized": false, "names": { - "gte_rt": 1, - "gte_rt_alt2": 1 + "gte_SetRotMatrix": 1, + "gte_SetRotMatrix_m": 1 }, - "sony": false, - "nin": 2, + "sony": true, + "nin": 1, "nout": 0, - "tmpl": "lhu $12, 0( %0 );lhu $13, 6( %0 );lhu $14, 12( %0 );mtc2 $12, $9;mtc2 $13, $10;mtc2 $14, $11;nop;nop;mvmva 1, 0, 3, 3, 0 ; mfc2 $12, $9;mfc2 $13, $10;mfc2 $14, $11;sh $12, 0( %0 );sh $13, 6( %0 );sh $14, 12( %0 )", - "outs_first": false + "tmpl": "lw $12, 0( %0 );lw $13, 4( %0 );ctc2 $12, $0;ctc2 $13, $1;lw $12, 8( %0 );lw $13, 12( %0 );lw $14, 16( %0 );ctc2 $12, $2;ctc2 $13, $3;ctc2 $14, $4", + "outs_first": false, + "inline": 12 + }, + "14008c8c18008d8c0028cc481c008e8c0030cd480038ce48|0|1": { + "name": "gte_SetTransMatrix", + "params": "(r0)", + "body": "__asm__ volatile (\n \"lw $12, 20( %0 );\"\n \"lw $13, 24( %0 );\"\n \"ctc2 $12, $5;\"\n \"lw $14, 28( %0 );\"\n \"ctc2 $13, $6;\"\n \"ctc2 $14, $7\"\n :\n : \"r\"( r0 )\n : \"$12\", \"$13\", \"$14\" )", + "clob": [ + "$12", + "$13", + "$14" + ], + "defs": 0, + "files": 0, + "synthesized": false, + "names": { + "gte_SetTransMatrix": 1, + "gte_SetTransMatrix_m": 1 + }, + "sony": true, + "nin": 1, + "nout": 0, + "tmpl": "lw $12, 20( %0 );lw $13, 24( %0 );ctc2 $12, $5;lw $14, 28( %0 );ctc2 $13, $6;ctc2 $14, $7", + "outs_first": false, + "inline": 11 }, "00008c9406008d940c008e9400488c4800508d4800588e48|0|1": { "name": "gte_ldclmv", @@ -253,6 +209,26 @@ "outs_first": false, "inline": 1 }, + "08008ce80c008de810008ee8|0|1": { + "name": "gte_stsxy3_f3", + "params": "(r0)", + "body": "__asm__ volatile (\n \"swc2 $12, 8( %0 );\"\n \"swc2 $13, 12( %0 );\"\n \"swc2 $14, 16( %0 )\"\n :\n : \"r\"( r0 )\n : \"memory\" )", + "clob": [ + "memory" + ], + "defs": 0, + "files": 0, + "synthesized": false, + "names": { + "gte_stsxy3_f3": 1, + "gte_stsxy3_f4": 1 + }, + "sony": true, + "nin": 1, + "nout": 0, + "tmpl": "swc2 $12, 8( %0 );swc2 $13, 12( %0 );swc2 $14, 16( %0 )", + "outs_first": false + }, "00000000000000002d00584b|0|0": { "name": "gte_avsz3", "params": "()", @@ -504,8 +480,7 @@ "nin": 0, "nout": 0, "tmpl": "lwc2 $9, 0($sp)\\nlwc2 $10, 4($sp)\\nlwc2 $11, 8($sp)\\nnop\\nnop\\nsqr 0\\n", - "outs_first": false, - "inline": 1 + "outs_first": false }, "000089c804008ac808008bc800000000000000002804a84a|0|1": { "name": "gte_lwc2x3_sqr_b502", @@ -527,8 +502,7 @@ "nin": 1, "nout": 0, "tmpl": "lwc2 $9, 0(%0)\\nlwc2 $10, 4(%0)\\nlwc2 $11, 8(%0)\\nnop\\nnop\\nsqr 1\\n", - "outs_first": false, - "inline": 3 + "outs_first": false }, "000089c804008ac808008bc800000000000000002804a04a|0|1": { "name": "gte_lwc2x3_sqr_e416", @@ -550,8 +524,7 @@ "nin": 1, "nout": 0, "tmpl": "lwc2 $9, 0(%0)\\nlwc2 $10, 4(%0)\\nlwc2 $11, 8(%0)\\nnop\\nnop\\nsqr 0\\n", - "outs_first": false, - "inline": 139 + "outs_first": false }, "000089c804008ac808008bc800000000000000002804a04a000099e804009ae808009be8|0|1": { "name": "gte_lwc2x3_sqr_swc2x3_c9fc", @@ -573,8 +546,7 @@ "nin": 1, "nout": 0, "tmpl": "lwc2 $9, 0( %0 );lwc2 $10, 4( %0 );lwc2 $11, 8( %0 );nop;nop;sqr 0;swc2 $25, 0( %0 );swc2 $26, 4( %0 );swc2 $27, 8( %0 )", - "outs_first": false, - "inline": 1 + "outs_first": false }, "00004c8c04004d8c0000cc480008cd4808004c8c0c004d8c10004e8c0010cc480018cd480020ce481000a22700004c9406004d940c004e9400488c4800508d4800588e48000000000000000012e0494a00480c4800500d4800580e4800004ca406004da40c004ea41200a22700004c9406004d940c004e9400488c4800508d4800588e48000000000000000012e0494a0200422400480c4800500d4800580e4800004ca406004da40c004ea41400a22700004c9406004d940c004e9400488c4800508d4800588e48000000000000000012e0494a0400422400480c4800500d4800580e4800004ca406004da40c004ea4|1|1": { "name": "gte_lwx2_ctc2x2_lwx3_ctc2x3_2c4d", @@ -596,8 +568,7 @@ "nin": 1, "nout": 1, "tmpl": "lw $12, 0(%0);lw $13, 4(%0);ctc2 $12, $0;ctc2 $13, $1;lw $12, 8(%0);lw $13, 12(%0);lw $14, 16(%0);ctc2 $12, $2;ctc2 $13, $3;ctc2 $14, $4;addiu $2, $sp, 0x10;lhu $12, 0($2);lhu $13, 6($2);lhu $14, 12($2);mtc2 $12, $9;mtc2 $13, $10;mtc2 $14, $11;nop;nop;mvmva 1, 0, 3, 3, 0;mfc2 $12, $9;mfc2 $13, $10;mfc2 $14, $11;sh $12, 0(%0);sh $13, 6(%0);sh $14, 12(%0);addiu $2, $sp, 0x12;lhu $12, 0($2);lhu $13, 6($2);lhu $14, 12($2);mtc2 $12, $9;mtc2 $13, $10;mtc2 $14, $11;nop;nop;mvmva 1, 0, 3, 3, 0;addiu $2, %0, 0x2;mfc2 $12, $9;mfc2 $13, $10;mfc2 $14, $11;sh $12, 0($2);sh $13, 6($2);sh $14, 12($2);addiu $2, $sp, 0x14;lhu $12, 0($2);lhu $13, 6($2);lhu $14, 12($2);mtc2 $12, $9;mtc2 $13, $10;mtc2 $14, $11;nop;nop;mvmva 1, 0, 3, 3, 0;addiu %0, %0, 4;mfc2 $12, $9;mfc2 $13, $10;mfc2 $14, $11;sh $12, 0(%0);sh $13, 6(%0);sh $14, 12(%0)", - "outs_first": true, - "inline": 12 + "outs_first": true }, "00008c8c04008d8c0000cc480008cd4808008c8c0c008d8c10008e8c0010cc480018cd480020ce480000ac940600ad940c00ae9400488c4800508d4800588e48000000000000000012e0494a00480c4800500d4800580e4800008ca406008da40c008ea43200a22700004c9406004d940c004e9400488c4800508d4800588e48000000000000000012e0494a1200a22700480c4800500d4800580e4800004ca406004da40c004ea43400a22700004c9406004d940c004e9400488c4800508d4800588e48000000000000000012e0494a1400a22700480c4800500d4800580e4800004ca406004da40c004ea4|0|2": { "name": "gte_lwx2_ctc2x2_lwx3_ctc2x3_3eb0", @@ -722,8 +693,7 @@ "nin": 1, "nout": 0, "tmpl": "move $12, %0\\n\\tswc2 $29, 0($12)", - "outs_first": false, - "inline": 107 + "outs_first": false }, "00408048000086c80000bcc8|0|2": { "name": "gte_mtc2_lwc2x2_1fc7", @@ -742,8 +712,7 @@ "nin": 2, "nout": 0, "tmpl": "mtc2 $0, $8\\n\\tlwc2 $6, 0(%0)\\n\\tlwc2 $28, 0(%1)", - "outs_first": false, - "inline": 107 + "outs_first": false }, "00008c9406008d940c008e9400488c4800508d4800588e48000000000000000012e0494a00480c4800500d4800580e4800008ca406008da40c008ea4|0|1": { "name": "gte_mulcol", @@ -858,6 +827,28 @@ "tmpl": "lwc2 $0, 0( %1 );lwc2 $1, 4( %1 );nop;nop;mvmva 1, 0, 0, 3, 0;swc2 $25, 0( %0 );swc2 $26, 4( %0 );swc2 $27, 8( %0 )", "outs_first": false }, + "00008c9406008d940c008e9400488c4800508d4800588e48000000000000000012e0494a+00480c4800500d4800580e4800008ca406008da40c008ea4|0|2": { + "name": "gte_rt_alt2", + "params": "(p)", + "body": "__asm__ volatile (\n \"lhu $12, 0( %0 );\"\n \"lhu $13, 6( %0 );\"\n \"lhu $14, 12( %0 );\"\n \"mtc2 $12, $9;\"\n \"mtc2 $13, $10;\"\n \"mtc2 $14, $11;\"\n \"nop;\"\n \"nop;\"\n \"mvmva 1, 0, 3, 3, 0\"\n :\n : \"r\"( p )\n : \"$12\", \"$13\", \"$14\", \"memory\");\n __asm__ volatile (\n \"mfc2 $12, $9;\"\n \"mfc2 $13, $10;\"\n \"mfc2 $14, $11;\"\n \"sh $12, 0( %0 );\"\n \"sh $13, 6( %0 );\"\n \"sh $14, 12( %0 )\"\n :\n : \"r\"( p )\n : \"$12\", \"$13\", \"$14\", \"memory\")", + "clob": [ + "$12", + "$13", + "$14", + "memory" + ], + "defs": 0, + "files": 0, + "synthesized": false, + "names": { + "gte_rt_alt2": 1 + }, + "sony": false, + "nin": 2, + "nout": 0, + "tmpl": "lhu $12, 0( %0 );lhu $13, 6( %0 );lhu $14, 12( %0 );mtc2 $12, $9;mtc2 $13, $10;mtc2 $14, $11;nop;nop;mvmva 1, 0, 3, 3, 0 ; mfc2 $12, $9;mfc2 $13, $10;mfc2 $14, $11;sh $12, 0( %0 );sh $13, 6( %0 );sh $14, 12( %0 )", + "outs_first": false + }, "00000000000000003000284a|0|0": { "name": "gte_rtpt", "params": "()", @@ -1257,8 +1248,7 @@ "nin": 1, "nout": 0, "tmpl": "swc2 $19, 0( %0 )", - "outs_first": false, - "inline": 1 + "outs_first": false }, "000091e80000b2e80000d3e8|0|3": { "name": "gte_stsz3", @@ -1316,8 +1306,7 @@ "nin": 1, "nout": 0, "tmpl": "mfc2 $12, $19;nop;sra $12, $12, 2;sw $12, 0( %0 )", - "outs_first": false, - "inline": 1 + "outs_first": false }, "0000b9eb0400baeb0800bbeb|0|0": { "name": "gte_swc2x3_66ca", @@ -1336,77 +1325,10 @@ "nin": 0, "nout": 0, "tmpl": "swc2 $25, 0($sp)\\nswc2 $26, 4($sp)\\nswc2 $27, 8($sp)\\n", - "outs_first": false, - "inline": 1 + "outs_first": false } }, "variants": { - "00000000000000001200484a|0|0|memory": { - "name": "gte_rtv0tr_m", - "of": "gte_rtv0tr", - "key": "00000000000000001200484a|0|0", - "clob": [ - "memory" - ], - "extra": [ - "memory" - ], - "fewer": [], - "defs": 62, - "files": 62, - "inline": 144, - "params": "()", - "body": "__asm__ __volatile__(\n \"nop\\n\"\n \"nop\\n\"\n \"mvmva 1, 0, 0, 0, 0\\n\"\n : : : \"memory\")", - "source": "header", - "marker": "// !FAKE: gte variant gte_rtv0tr_m \u2014 clobbers +memory vs `gte_rtv0tr` (a scheduling steer); pass: P36 T5 GTE consolidation (per-TU definitions; moved to this header 3.39 T7.1); instrument: tools/gte_consolidate.py --header", - "pass_": "P36 T5 GTE consolidation (per-TU definitions; moved to this header 3.39 T7.1)" - }, - "00008c8c04008d8c0000cc480008cd4808008c8c0c008d8c10008e8c0010cc480018cd480020ce48|0|1|$12|$13|$14|memory": { - "name": "gte_SetRotMatrix_m", - "of": "gte_SetRotMatrix", - "key": "00008c8c04008d8c0000cc480008cd4808008c8c0c008d8c10008e8c0010cc480018cd480020ce48|0|1", - "clob": [ - "$12", - "$13", - "$14", - "memory" - ], - "extra": [ - "memory" - ], - "fewer": [], - "defs": 2, - "files": 2, - "inline": 12, - "params": "(r0)", - "body": "__asm__ __volatile__(\n \"lw $12, 0(%0)\\n\"\n \"lw $13, 4(%0)\\n\"\n \"ctc2 $12, $0\\n\"\n \"ctc2 $13, $1\\n\"\n \"lw $12, 8(%0)\\n\"\n \"lw $13, 12(%0)\\n\"\n \"lw $14, 16(%0)\\n\"\n \"ctc2 $12, $2\\n\"\n \"ctc2 $13, $3\\n\"\n \"ctc2 $14, $4\\n\"\n : : \"r\"(r0) : \"$12\", \"$13\", \"$14\", \"memory\")", - "source": "header", - "marker": "// !FAKE: gte variant gte_SetRotMatrix_m \u2014 clobbers +memory vs `gte_SetRotMatrix` (a scheduling steer); pass: P36 T5 GTE consolidation (per-TU definitions; moved to this header 3.39 T7.1); instrument: tools/gte_consolidate.py --header", - "pass_": "P36 T5 GTE consolidation (per-TU definitions; moved to this header 3.39 T7.1)" - }, - "14008c8c18008d8c0028cc481c008e8c0030cd480038ce48|0|1|$12|$13|$14|memory": { - "name": "gte_SetTransMatrix_m", - "of": "gte_SetTransMatrix", - "key": "14008c8c18008d8c0028cc481c008e8c0030cd480038ce48|0|1", - "clob": [ - "$12", - "$13", - "$14", - "memory" - ], - "extra": [ - "memory" - ], - "fewer": [], - "defs": 2, - "files": 2, - "inline": 11, - "params": "(r0)", - "body": "__asm__ __volatile__(\n \"lw $12, 20(%0)\\n\"\n \"lw $13, 24(%0)\\n\"\n \"ctc2 $12, $5\\n\"\n \"lw $14, 28(%0)\\n\"\n \"ctc2 $13, $6\\n\"\n \"ctc2 $14, $7\\n\"\n : : \"r\"(r0) : \"$12\", \"$13\", \"$14\", \"memory\")", - "source": "header", - "marker": "// !FAKE: gte variant gte_SetTransMatrix_m \u2014 clobbers +memory vs `gte_SetTransMatrix` (a scheduling steer); pass: P36 T5 GTE consolidation (per-TU definitions; moved to this header 3.39 T7.1); instrument: tools/gte_consolidate.py --header", - "pass_": "P36 T5 GTE consolidation (per-TU definitions; moved to this header 3.39 T7.1)" - }, "00008c8c04008d8c0000cc480008cd4808008c8c0c008d8c10008e8c0010cc480018cd480020ce4814008c8c18008d8c0028cc481c008e8c0030cd480038ce48|0|1|$12|$13|$14|memory": { "name": "gte_SetRotTransMatrix_m", "of": "gte_SetRotTransMatrix", @@ -1423,7 +1345,7 @@ "fewer": [], "defs": 0, "files": 0, - "inline": 6, + "inline": 3, "params": "(r0)", "body": "__asm__ volatile (\n \"lw $12, 0( %0 );\"\n \"lw $13, 4( %0 );\"\n \"ctc2 $12, $0;\"\n \"ctc2 $13, $1;\"\n \"lw $12, 8( %0 );\"\n \"lw $13, 12( %0 );\"\n \"lw $14, 16( %0 );\"\n \"ctc2 $12, $2;\"\n \"ctc2 $13, $3;\"\n \"ctc2 $14, $4;\"\n \"lw $12, 20( %0 );\"\n \"lw $13, 24( %0 );\"\n \"ctc2 $12, $5;\"\n \"lw $14, 28( %0 );\"\n \"ctc2 $13, $6;\"\n \"ctc2 $14, $7\" : : \"r\"( r0 ) : \"$12\", \"$13\", \"$14\", \"memory\" )", "source": "header", @@ -1446,13 +1368,79 @@ "fewer": [], "defs": 0, "files": 0, - "inline": 1, + "inline": 0, "params": "(r0)", "body": "__asm__ volatile (\n \"lw $12, 0( %0 );\"\n \"lw $13, 4( %0 );\"\n \"ctc2 $12, $0;\"\n \"ctc2 $13, $1;\"\n \"lw $12, 8( %0 );\"\n \"lw $13, 12( %0 );\"\n \"lw $14, 16( %0 );\"\n \"ctc2 $12, $2;\"\n \"ctc2 $13, $3;\"\n \"ctc2 $14, $4;\"\n \"lw $12, 20( %0 );\"\n \"lw $13, 24( %0 );\"\n \"ctc2 $12, $5;\"\n \"lw $14, 28( %0 );\"\n \"ctc2 $13, $6;\"\n \"ctc2 $14, $7\" : : \"r\"( r0 ) : \"$12\", \"$13\", \"$14\", \"$2\" )", "source": "header", "marker": "// !FAKE: gte variant gte_SetRotTransMatrix_v1da9 \u2014 clobbers +$2 vs `gte_SetRotTransMatrix` (a scheduling steer); pass: 3.39 T7.1 inline GTE statements (exact clobbers); instrument: tools/gte_consolidate.py --header", "pass_": "3.39 T7.1 inline GTE statements (exact clobbers)" }, + "00000000000000001200484a|0|0|memory": { + "name": "gte_rtv0tr_m", + "of": "gte_rtv0tr", + "key": "00000000000000001200484a|0|0", + "clob": [ + "memory" + ], + "extra": [ + "memory" + ], + "fewer": [], + "defs": 0, + "files": 0, + "inline": 0, + "params": "()", + "body": "__asm__ __volatile__(\n \"nop\\n\"\n \"nop\\n\"\n \"mvmva 1, 0, 0, 0, 0\\n\"\n : : : \"memory\")", + "source": "header", + "marker": "// !FAKE: gte variant gte_rtv0tr_m \u2014 clobbers +memory vs `gte_rtv0tr` (a scheduling steer); pass: P36 T5 GTE consolidation (per-TU definitions; moved to this header 3.39 T7.1); instrument: tools/gte_consolidate.py --header", + "pass_": "3.39 T7.1 inline GTE statements (exact clobbers)" + }, + "00008c8c04008d8c0000cc480008cd4808008c8c0c008d8c10008e8c0010cc480018cd480020ce48|0|1|$12|$13|$14|memory": { + "name": "gte_SetRotMatrix_m", + "of": "gte_SetRotMatrix", + "key": "00008c8c04008d8c0000cc480008cd4808008c8c0c008d8c10008e8c0010cc480018cd480020ce48|0|1", + "clob": [ + "$12", + "$13", + "$14", + "memory" + ], + "extra": [ + "memory" + ], + "fewer": [], + "defs": 0, + "files": 0, + "inline": 0, + "params": "(r0)", + "body": "__asm__ __volatile__(\n \"lw $12, 0(%0)\\n\"\n \"lw $13, 4(%0)\\n\"\n \"ctc2 $12, $0\\n\"\n \"ctc2 $13, $1\\n\"\n \"lw $12, 8(%0)\\n\"\n \"lw $13, 12(%0)\\n\"\n \"lw $14, 16(%0)\\n\"\n \"ctc2 $12, $2\\n\"\n \"ctc2 $13, $3\\n\"\n \"ctc2 $14, $4\\n\"\n : : \"r\"(r0) : \"$12\", \"$13\", \"$14\", \"memory\")", + "source": "header", + "marker": "// !FAKE: gte variant gte_SetRotMatrix_m \u2014 clobbers +memory vs `gte_SetRotMatrix` (a scheduling steer); pass: P36 T5 GTE consolidation (per-TU definitions; moved to this header 3.39 T7.1); instrument: tools/gte_consolidate.py --header", + "pass_": "3.39 T7.1 inline GTE statements (exact clobbers)" + }, + "14008c8c18008d8c0028cc481c008e8c0030cd480038ce48|0|1|$12|$13|$14|memory": { + "name": "gte_SetTransMatrix_m", + "of": "gte_SetTransMatrix", + "key": "14008c8c18008d8c0028cc481c008e8c0030cd480038ce48|0|1", + "clob": [ + "$12", + "$13", + "$14", + "memory" + ], + "extra": [ + "memory" + ], + "fewer": [], + "defs": 0, + "files": 0, + "inline": 0, + "params": "(r0)", + "body": "__asm__ __volatile__(\n \"lw $12, 20(%0)\\n\"\n \"lw $13, 24(%0)\\n\"\n \"ctc2 $12, $5\\n\"\n \"lw $14, 28(%0)\\n\"\n \"ctc2 $13, $6\\n\"\n \"ctc2 $14, $7\\n\"\n : : \"r\"(r0) : \"$12\", \"$13\", \"$14\", \"memory\")", + "source": "header", + "marker": "// !FAKE: gte variant gte_SetTransMatrix_m \u2014 clobbers +memory vs `gte_SetTransMatrix` (a scheduling steer); pass: P36 T5 GTE consolidation (per-TU definitions; moved to this header 3.39 T7.1); instrument: tools/gte_consolidate.py --header", + "pass_": "3.39 T7.1 inline GTE statements (exact clobbers)" + }, "00008c9406008d940c008e9400488c4800508d4800588e48|0|1|$12|$13|$14|memory": { "name": "gte_ldclmv_m", "of": "gte_ldclmv", @@ -1469,7 +1457,7 @@ "fewer": [], "defs": 0, "files": 0, - "inline": 3, + "inline": 0, "params": "(r0)", "body": "__asm__ volatile (\n \"lhu $12, 0( %0 );\"\n \"lhu $13, 6( %0 );\"\n \"lhu $14, 12( %0 );\"\n \"mtc2 $12, $9;\"\n \"mtc2 $13, $10;\"\n \"mtc2 $14, $11\" : : \"r\"( r0 ) : \"$12\", \"$13\", \"$14\", \"memory\" )", "source": "header", @@ -1489,7 +1477,7 @@ "fewer": [], "defs": 0, "files": 0, - "inline": 1, + "inline": 0, "params": "(p)", "body": "__asm__ __volatile__(\n \"lwc2 $0, 0(%0)\\n\"\n \"lwc2 $1, 4(%0)\\n\"\n : : \"r\"(p) : \"memory\")", "source": "header", @@ -1509,7 +1497,7 @@ "fewer": [], "defs": 0, "files": 0, - "inline": 33, + "inline": 0, "params": "()", "body": "__asm__ volatile (\"nop;nop;mvmva 1, 0, 3, 3, 0\" : : : \"memory\" )", "source": "header", @@ -1529,7 +1517,7 @@ "fewer": [], "defs": 0, "files": 0, - "inline": 1, + "inline": 0, "params": "()", "body": "__asm__ volatile (\"nop;nop;rtps\" : : : \"memory\" )", "source": "header", @@ -1549,7 +1537,7 @@ "fewer": [], "defs": 0, "files": 0, - "inline": 133, + "inline": 0, "params": "()", "body": "__asm__ __volatile__(\n \"nop\\n\"\n \"nop\\n\"\n \"mvmva 1, 0, 0, 3, 0\\n\"\n : : : \"memory\")", "source": "header", @@ -1569,7 +1557,7 @@ ], "defs": 0, "files": 0, - "inline": 1, + "inline": 0, "params": "(r0)", "body": "__asm__ volatile (\n \"cfc2 $12, $31;\"\n \"nop;\"\n \"sw $12, 0( %0 )\" : : \"r\"( r0 ) : \"$12\" )", "source": "header", @@ -1578,20 +1566,6 @@ } }, "aliases": { - "gte_stsxy3_f4": { - "name": "gte_stsxy3_f4", - "of": "gte_stsxy3_f3", - "key": "08008ce80c008de810008ee8|0|1", - "params": "(r0)", - "body": "__asm__ volatile (\n \"swc2 $12, 8( %0 );\"\n \"swc2 $13, 12( %0 );\"\n \"swc2 $14, 16( %0 )\"\n :\n : \"r\"( r0 )\n : \"memory\" )", - "clob": [ - "memory" - ], - "defs": 72, - "files": 72, - "variant": false, - "marker": null - }, "gte_mvmva0": { "name": "gte_mvmva0", "of": "gte_rtv0tr_m", @@ -1601,10 +1575,24 @@ "clob": [ "memory" ], - "defs": 5, - "files": 5, + "defs": 0, + "files": 0, "variant": true, "marker": "// !FAKE: gte variant alias gte_mvmva0 = `gte_rtv0tr_m` \u2014 clobbers memory vs `gte_rtv0tr` (a scheduling steer, under the name a shared header uses); pass: P36 T5 GTE consolidation (per-TU definitions; moved to this header 3.39 T7.1); instrument: tools/gte_consolidate.py --header" + }, + "gte_stsxy3_f4": { + "name": "gte_stsxy3_f4", + "of": "gte_stsxy3_f3", + "key": "08008ce80c008de810008ee8|0|1", + "params": "(r0)", + "body": "__asm__ volatile (\n \"swc2 $12, 8( %0 );\"\n \"swc2 $13, 12( %0 );\"\n \"swc2 $14, 16( %0 )\"\n :\n : \"r\"( r0 )\n : \"memory\" )", + "clob": [ + "memory" + ], + "defs": 0, + "files": 0, + "variant": false, + "marker": null } }, "unsigned": [] diff --git a/src/800.c b/src/800.c index 268c30ed27..10957cb5cd 100644 --- a/src/800.c +++ b/src/800.c @@ -696,37 +696,19 @@ void func_8001382C(s16 angle, void *a1, void *a2) gte_SetRotMatrix(matrix); - __asm__ __volatile__( - "lhu $12, 0(%0);" - "lhu $13, 6(%0);" - "lhu $14, 12(%0);" - "mtc2 $12, $9;" - "mtc2 $13, $10;" - "mtc2 $14, $11;" : : "r"(rotp) : "$12", "$13", "$14" ); + gte_ldclmv(rotp); gte_rtir(); gte_stclmv(&matrix[0]); - __asm__ __volatile__( - "lhu $12, 0(%0);" - "lhu $13, 6(%0);" - "lhu $14, 12(%0);" - "mtc2 $12, $9;" - "mtc2 $13, $10;" - "mtc2 $14, $11;" : : "r"(&rot[1]) : "$12", "$13", "$14" ); + gte_ldclmv(&rot[1]); gte_rtir(); gte_stclmv(&matrix[1]); - __asm__ __volatile__( - "lhu $12, 0(%0);" - "lhu $13, 6(%0);" - "lhu $14, 12(%0);" - "mtc2 $12, $9;" - "mtc2 $13, $10;" - "mtc2 $14, $11;" : : "r"(&rot[2]) : "$12", "$13", "$14" ); + gte_ldclmv(&rot[2]); gte_rtir(); @@ -9231,23 +9213,7 @@ void func_8001D70C(s32 param_1) *(s32 *)((u8 *)matrix + 0x18) = *(s16 *)(param_1 + 10); *(s32 *)((u8 *)matrix + 0x1C) = *(s16 *)(param_1 + 12); - __asm__ volatile ( - "lw $12, 0(%0);" - "lw $13, 4(%0);" - "ctc2 $12, $0;" - "ctc2 $13, $1;" - "lw $12, 8(%0);" - "lw $13, 12(%0);" - "lw $14, 16(%0);" - "ctc2 $12, $2;" - "ctc2 $13, $3;" - "ctc2 $14, $4;" - "lw $12, 20(%0);" - "lw $13, 24(%0);" - "ctc2 $12, $5;" - "lw $14, 28(%0);" - "ctc2 $13, $6;" - "ctc2 $14, $7" : : "r"((s32)matrix) : "$12", "$13", "$14" ); + gte_SetRotTransMatrix((s32)matrix); } @@ -9546,29 +9512,16 @@ void func_8001E094(s32 arg0) g = (s32)&D_800AF648; /* gte_SetRotMatrix(obj->mat) */ - __asm__ __volatile__( - "lw $12, 0(%0)\n" "lw $13, 4(%0)\n" - "ctc2 $12, $0\n" "ctc2 $13, $1\n" - "lw $12, 8(%0)\n" "lw $13, 12(%0)\n" "lw $14, 16(%0)\n" - "ctc2 $12, $2\n" "ctc2 $13, $3\n" "ctc2 $14, $4\n" : : "r"(*(s32 *)(arg0 + 0x34)) : "$12", "$13", "$14" ); + gte_SetRotMatrix(*(s32 *)(arg0 + 0x34)); /* res = obj->mat * sc, column by column */ - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"((s32)sc) : "$12", "$13", "$14" ); + gte_ldclmv((s32)sc); gte_rtir(); gte_stclmv((s32)res); - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"((s32)sc + 2) : "$12", "$13", "$14" ); + gte_ldclmv((s32)sc + 2); gte_rtir(); gte_stclmv((s32)res + 2); - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"((s32)sc + 4) : "$12", "$13", "$14" ); + gte_ldclmv((s32)sc + 4); gte_rtir(); gte_stclmv((s32)res + 4); *(s32 *)((u8 *)res + 0x14) = *(s32 *)(*(s32 *)(arg0 + 0x34) + 0x14); @@ -9576,54 +9529,27 @@ void func_8001E094(s32 arg0) *(s32 *)((u8 *)res + 0x1C) = *(s32 *)(*(s32 *)(arg0 + 0x34) + 0x1C); /* gte_SetRotMatrix(&D_800AF648) */ - __asm__ __volatile__( - "lw $12, 0(%0)\n" "lw $13, 4(%0)\n" - "ctc2 $12, $0\n" "ctc2 $13, $1\n" - "lw $12, 8(%0)\n" "lw $13, 12(%0)\n" "lw $14, 16(%0)\n" - "ctc2 $12, $2\n" "ctc2 $13, $3\n" "ctc2 $14, $4\n" : : "r"(g) : "$12", "$13", "$14" ); + gte_SetRotMatrix(g); - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"((s32)res) : "$12", "$13", "$14" ); + gte_ldclmv((s32)res); gte_rtir(); gte_stclmv((s32)res); - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"((s32)res + 2) : "$12", "$13", "$14" ); + gte_ldclmv((s32)res + 2); gte_rtir(); gte_stclmv((s32)res + 2); - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"((s32)res + 4) : "$12", "$13", "$14" ); + gte_ldclmv((s32)res + 4); gte_rtir(); gte_stclmv((s32)res + 4); /* gte_SetTransMatrix(&D_800AF648) */ - __asm__ __volatile__( - "lw $12, 20(%0)\n" "lw $13, 24(%0)\n" - "ctc2 $12, $5\n" "lw $14, 28(%0)\n" - "ctc2 $13, $6\n" "ctc2 $14, $7\n" : : "r"(g) : "$12", "$13", "$14" ); + gte_SetTransMatrix(g); t = (s32)res + 0x14; - __asm__ __volatile__( - "lhu $13, 4(%0)\n" "lhu $12, 0(%0)\n" - "sll $13, $13, 16\n" "or $12, $12, $13\n" - "mtc2 $12, $0\n" "lwc2 $1, 8(%0)\n" - "nop\n" "nop\n" "mvmva 1, 0, 0, 0, 0\n" : : "r"(t) : "$12", "$13" ); + gte_ldlv0(t); gte_rtv0tr(); gte_stlvnl(t); /* gte_SetRotMatrix(res) ; gte_SetTransMatrix(res) */ - __asm__ __volatile__( - "lw $12, 0(%0)\n" "lw $13, 4(%0)\n" - "ctc2 $12, $0\n" "ctc2 $13, $1\n" - "lw $12, 8(%0)\n" "lw $13, 12(%0)\n" "lw $14, 16(%0)\n" - "ctc2 $12, $2\n" "ctc2 $13, $3\n" "ctc2 $14, $4\n" : : "r"((s32)res) : "$12", "$13", "$14" ); - __asm__ __volatile__( - "lw $12, 20(%0)\n" "lw $13, 24(%0)\n" - "ctc2 $12, $5\n" "lw $14, 28(%0)\n" - "ctc2 $13, $6\n" "ctc2 $14, $7\n" : : "r"((s32)res) : "$12", "$13", "$14" ); + gte_SetRotMatrix((s32)res); + gte_SetTransMatrix((s32)res); } extern void func_8004978C(s16 *a0, void *a1); diff --git a/src/md_MAIN_019/md_MAIN_019.c b/src/md_MAIN_019/md_MAIN_019.c index 5f4c79b502..9cf29da8d9 100644 --- a/src/md_MAIN_019/md_MAIN_019.c +++ b/src/md_MAIN_019/md_MAIN_019.c @@ -397,38 +397,11 @@ void func_800CB9F8(u16 *a0, u16 *a1, s32 *a2, s32 *a3, s32 stg) { func_80017DC4((void *)t, (void *)mat); pa = p; gte_SetRotMatrix(a2); - __asm__ volatile ( - "lhu $12, 0( %0 );" - "lhu $13, 6( %0 );" - "lhu $14, 12( %0 );" - "mtc2 $12, $9;" - "mtc2 $13, $10;" - "mtc2 $14, $11;" - "nop;" - "nop;" - "mvmva 1, 0, 3, 3, 0" : : "r"((s32)mat) : "$12", "$13", "$14" ); + gte_ldclmv((s32)mat); gte_rtir(); gte_stclmv((s32)mat); - __asm__ volatile ( - "lhu $12, 0( %0 );" - "lhu $13, 6( %0 );" - "lhu $14, 12( %0 );" - "mtc2 $12, $9;" - "mtc2 $13, $10;" - "mtc2 $14, $11;" - "nop;" - "nop;" - "mvmva 1, 0, 3, 3, 0" : : "r"((s32)mat + 2) : "$12", "$13", "$14" ); + gte_ldclmv((s32)mat + 2); gte_rtir(); gte_stclmv((s32)mat + 2); - __asm__ volatile ( - "lhu $12, 0( %0 );" - "lhu $13, 6( %0 );" - "lhu $14, 12( %0 );" - "mtc2 $12, $9;" - "mtc2 $13, $10;" - "mtc2 $14, $11;" - "nop;" - "nop;" - "mvmva 1, 0, 3, 3, 0" : : "r"((s32)mat + 4) : "$12", "$13", "$14" ); + gte_ldclmv((s32)mat + 4); gte_rtir(); gte_stclmv((s32)mat + 4); ((s32 *)mat)[5] = a2[5]; ((s32 *)mat)[6] = a2[6]; diff --git a/src/md_SC07_004/md_SC07_004.c b/src/md_SC07_004/md_SC07_004.c index 24671ad59c..38bfc8270c 100644 --- a/src/md_SC07_004/md_SC07_004.c +++ b/src/md_SC07_004/md_SC07_004.c @@ -5837,17 +5837,10 @@ void func_801A8B64(s32 arg0, s32 arg1) g = (s32)&D_800AF648; /* gte_SetRotMatrix(&D_800AF648) */ - __asm__ __volatile__( - "lw $12, 0(%0)\n" "lw $13, 4(%0)\n" - "ctc2 $12, $0\n" "ctc2 $13, $1\n" - "lw $12, 8(%0)\n" "lw $13, 12(%0)\n" "lw $14, 16(%0)\n" - "ctc2 $12, $2\n" "ctc2 $13, $3\n" "ctc2 $14, $4\n" : : "r"(g) : "$12", "$13", "$14" ); + gte_SetRotMatrix(g); /* gte_SetTransMatrix(&D_800AF648) */ - __asm__ __volatile__( - "lw $12, 20(%0)\n" "lw $13, 24(%0)\n" - "ctc2 $12, $5\n" "lw $14, 28(%0)\n" - "ctc2 $13, $6\n" "ctc2 $14, $7\n" : : "r"(g) : "$12", "$13", "$14" ); + gte_SetTransMatrix(g); gte_ldv0(arg1); gte_rtps(); diff --git a/src/ov_MAIN_012/ov_MAIN_012_jr_801380E0.c b/src/ov_MAIN_012/ov_MAIN_012_jr_801380E0.c index 3259e44428..265a16fee3 100644 --- a/src/ov_MAIN_012/ov_MAIN_012_jr_801380E0.c +++ b/src/ov_MAIN_012/ov_MAIN_012_jr_801380E0.c @@ -1145,11 +1145,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1159,11 +1155,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC01_000/ov_SC01_000_jr_801380E0.c b/src/ov_SC01_000/ov_SC01_000_jr_801380E0.c index 4ba188c35e..7e6b8757a9 100644 --- a/src/ov_SC01_000/ov_SC01_000_jr_801380E0.c +++ b/src/ov_SC01_000/ov_SC01_000_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC01_001/ov_SC01_001_jr_801380E0.c b/src/ov_SC01_001/ov_SC01_001_jr_801380E0.c index 74d4fd75c8..b0e8ad7ba6 100644 --- a/src/ov_SC01_001/ov_SC01_001_jr_801380E0.c +++ b/src/ov_SC01_001/ov_SC01_001_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC01_004/ov_SC01_004_jr_801380E0.c b/src/ov_SC01_004/ov_SC01_004_jr_801380E0.c index 4df6807608..f3c2dafacc 100644 --- a/src/ov_SC01_004/ov_SC01_004_jr_801380E0.c +++ b/src/ov_SC01_004/ov_SC01_004_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC01_005/ov_SC01_005_jr_801380E0.c b/src/ov_SC01_005/ov_SC01_005_jr_801380E0.c index b4cd3b5c02..aa86edb9bb 100644 --- a/src/ov_SC01_005/ov_SC01_005_jr_801380E0.c +++ b/src/ov_SC01_005/ov_SC01_005_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC01_008/ov_SC01_008_jr_801380E0.c b/src/ov_SC01_008/ov_SC01_008_jr_801380E0.c index 9d6e936717..31cfe93aa0 100644 --- a/src/ov_SC01_008/ov_SC01_008_jr_801380E0.c +++ b/src/ov_SC01_008/ov_SC01_008_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC01_009/ov_SC01_009_jr_801380E0.c b/src/ov_SC01_009/ov_SC01_009_jr_801380E0.c index 26d7088a8c..255a1c51ff 100644 --- a/src/ov_SC01_009/ov_SC01_009_jr_801380E0.c +++ b/src/ov_SC01_009/ov_SC01_009_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC01_074/ov_SC01_074_jr_801380E0.c b/src/ov_SC01_074/ov_SC01_074_jr_801380E0.c index a62e90aaf1..ae89d3e50e 100644 --- a/src/ov_SC01_074/ov_SC01_074_jr_801380E0.c +++ b/src/ov_SC01_074/ov_SC01_074_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC01_077/ov_SC01_077_jr_801380E0.c b/src/ov_SC01_077/ov_SC01_077_jr_801380E0.c index 41a5948b8c..e19d273e5e 100644 --- a/src/ov_SC01_077/ov_SC01_077_jr_801380E0.c +++ b/src/ov_SC01_077/ov_SC01_077_jr_801380E0.c @@ -1403,11 +1403,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1417,11 +1413,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC01_080/ov_SC01_080_jr_801380E0.c b/src/ov_SC01_080/ov_SC01_080_jr_801380E0.c index c99e32bb59..97d80f7bd4 100644 --- a/src/ov_SC01_080/ov_SC01_080_jr_801380E0.c +++ b/src/ov_SC01_080/ov_SC01_080_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC01_084/ov_SC01_084_jr_801380E0.c b/src/ov_SC01_084/ov_SC01_084_jr_801380E0.c index ff44471c9d..8a21375b92 100644 --- a/src/ov_SC01_084/ov_SC01_084_jr_801380E0.c +++ b/src/ov_SC01_084/ov_SC01_084_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC02_000/ov_SC02_000_jr_801380E0.c b/src/ov_SC02_000/ov_SC02_000_jr_801380E0.c index 67e83eeee1..a49aaeb4d7 100644 --- a/src/ov_SC02_000/ov_SC02_000_jr_801380E0.c +++ b/src/ov_SC02_000/ov_SC02_000_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC02_004/ov_SC02_004_jr_801380E0.c b/src/ov_SC02_004/ov_SC02_004_jr_801380E0.c index bb75ab18c5..0d6235e6ba 100644 --- a/src/ov_SC02_004/ov_SC02_004_jr_801380E0.c +++ b/src/ov_SC02_004/ov_SC02_004_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC02_005/ov_SC02_005_jr_801380E0.c b/src/ov_SC02_005/ov_SC02_005_jr_801380E0.c index 44b300e2de..e02f8e1bbb 100644 --- a/src/ov_SC02_005/ov_SC02_005_jr_801380E0.c +++ b/src/ov_SC02_005/ov_SC02_005_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC02_005/ov_SC02_005_jr_80185E80.c b/src/ov_SC02_005/ov_SC02_005_jr_80185E80.c index 41e76f5465..d3a34080fa 100644 --- a/src/ov_SC02_005/ov_SC02_005_jr_80185E80.c +++ b/src/ov_SC02_005/ov_SC02_005_jr_80185E80.c @@ -4654,12 +4654,7 @@ void func_8018C454(void *a0) gte_SetRotTransMatrix(&mtx); - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" - "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(vec0) ); + gte_ldv0(vec0); gte_rtv0tr(); gte_stlvnl(s0 + 4); diff --git a/src/ov_SC02_011/ov_SC02_011_jr_801380E0.c b/src/ov_SC02_011/ov_SC02_011_jr_801380E0.c index 6ace670d82..957c29c5b8 100644 --- a/src/ov_SC02_011/ov_SC02_011_jr_801380E0.c +++ b/src/ov_SC02_011/ov_SC02_011_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC02_011/ov_SC02_011_jr_80183178.c b/src/ov_SC02_011/ov_SC02_011_jr_80183178.c index 451f46aaf3..41e4e40eb0 100644 --- a/src/ov_SC02_011/ov_SC02_011_jr_80183178.c +++ b/src/ov_SC02_011/ov_SC02_011_jr_80183178.c @@ -3497,10 +3497,10 @@ void func_80187E08(s32 param_1) func_80015978(param_1 + 4, (s32 *)sxy); - __asm__ volatile("lwc2 $0, 0(%0)\n\tlwc2 $1, 4(%0)" : : "r"(sxy) ); - __asm__ volatile("nop\n\tnop\n\trtps" ); + gte_ldv0(sxy); + gte_rtps(); gte_stsxy(sxy); - __asm__ volatile("cfc2 $12, $31\n\tnop\n\tsw $12, 0(%0)" : : "r"(&flag) : "$12", "memory" ); + gte_stflg(&flag); xt = sxy[0]; lim = ((u32)D_800AF7BC >> 1) + 0x20; diff --git a/src/ov_SC02_015/ov_SC02_015_jr_801380E0.c b/src/ov_SC02_015/ov_SC02_015_jr_801380E0.c index 1b2e4881dc..ea635998d3 100644 --- a/src/ov_SC02_015/ov_SC02_015_jr_801380E0.c +++ b/src/ov_SC02_015/ov_SC02_015_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC02_016/ov_SC02_016_jr_801380E0.c b/src/ov_SC02_016/ov_SC02_016_jr_801380E0.c index f2808172c6..6ad81ad819 100644 --- a/src/ov_SC02_016/ov_SC02_016_jr_801380E0.c +++ b/src/ov_SC02_016/ov_SC02_016_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC02_016/ov_SC02_016_jr_8017DC70.c b/src/ov_SC02_016/ov_SC02_016_jr_8017DC70.c index 0d26142811..66deca9c86 100644 --- a/src/ov_SC02_016/ov_SC02_016_jr_8017DC70.c +++ b/src/ov_SC02_016/ov_SC02_016_jr_8017DC70.c @@ -3679,12 +3679,7 @@ void func_8017F8C0(void *a0) { gte_SetRotTransMatrix(&mtx); - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" - "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(vec0) ); + gte_ldv0(vec0); gte_rtv0tr(); gte_stlvnl(s0 + 4); diff --git a/src/ov_SC02_017/ov_SC02_017_jr_801380E0.c b/src/ov_SC02_017/ov_SC02_017_jr_801380E0.c index df21c44560..f731ea4a23 100644 --- a/src/ov_SC02_017/ov_SC02_017_jr_801380E0.c +++ b/src/ov_SC02_017/ov_SC02_017_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC02_021/ov_SC02_021_jr_801380E0.c b/src/ov_SC02_021/ov_SC02_021_jr_801380E0.c index bc215b4002..7f35418485 100644 --- a/src/ov_SC02_021/ov_SC02_021_jr_801380E0.c +++ b/src/ov_SC02_021/ov_SC02_021_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC02_026/ov_SC02_026_jr_801380E0.c b/src/ov_SC02_026/ov_SC02_026_jr_801380E0.c index a9a633e4b1..5d8114a1ae 100644 --- a/src/ov_SC02_026/ov_SC02_026_jr_801380E0.c +++ b/src/ov_SC02_026/ov_SC02_026_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC02_027/ov_SC02_027_jr_801380E0.c b/src/ov_SC02_027/ov_SC02_027_jr_801380E0.c index fd6c8a1595..08826d7fc8 100644 --- a/src/ov_SC02_027/ov_SC02_027_jr_801380E0.c +++ b/src/ov_SC02_027/ov_SC02_027_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC02_028/ov_SC02_028_jr_801380E0.c b/src/ov_SC02_028/ov_SC02_028_jr_801380E0.c index 102b05290e..183f813f68 100644 --- a/src/ov_SC02_028/ov_SC02_028_jr_801380E0.c +++ b/src/ov_SC02_028/ov_SC02_028_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC02_031/ov_SC02_031_jr_801380E0.c b/src/ov_SC02_031/ov_SC02_031_jr_801380E0.c index b216108dda..de33efe041 100644 --- a/src/ov_SC02_031/ov_SC02_031_jr_801380E0.c +++ b/src/ov_SC02_031/ov_SC02_031_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC02_035/ov_SC02_035_jr_801380E0.c b/src/ov_SC02_035/ov_SC02_035_jr_801380E0.c index 304ab23ceb..9e20ceff2f 100644 --- a/src/ov_SC02_035/ov_SC02_035_jr_801380E0.c +++ b/src/ov_SC02_035/ov_SC02_035_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC02_037/ov_SC02_037_jr_801380E0.c b/src/ov_SC02_037/ov_SC02_037_jr_801380E0.c index fb3e13e1aa..bcc77a2b80 100644 --- a/src/ov_SC02_037/ov_SC02_037_jr_801380E0.c +++ b/src/ov_SC02_037/ov_SC02_037_jr_801380E0.c @@ -1145,11 +1145,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1159,11 +1155,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC02_039/ov_SC02_039_jr_801380E0.c b/src/ov_SC02_039/ov_SC02_039_jr_801380E0.c index 61fd7f5aab..f1d1effb6a 100644 --- a/src/ov_SC02_039/ov_SC02_039_jr_801380E0.c +++ b/src/ov_SC02_039/ov_SC02_039_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC02_041/ov_SC02_041_jr_801380E0.c b/src/ov_SC02_041/ov_SC02_041_jr_801380E0.c index ad0d1c1b63..232761090a 100644 --- a/src/ov_SC02_041/ov_SC02_041_jr_801380E0.c +++ b/src/ov_SC02_041/ov_SC02_041_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_001/ov_SC03_001_jr_801380E0.c b/src/ov_SC03_001/ov_SC03_001_jr_801380E0.c index 6c4936a7d4..a7fef00914 100644 --- a/src/ov_SC03_001/ov_SC03_001_jr_801380E0.c +++ b/src/ov_SC03_001/ov_SC03_001_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_002/ov_SC03_002_jr_801380E0.c b/src/ov_SC03_002/ov_SC03_002_jr_801380E0.c index 53a5ddacd1..0d06f6a0c6 100644 --- a/src/ov_SC03_002/ov_SC03_002_jr_801380E0.c +++ b/src/ov_SC03_002/ov_SC03_002_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_003/ov_SC03_003_jr_801380E0.c b/src/ov_SC03_003/ov_SC03_003_jr_801380E0.c index c0307705db..2e7fdb43ed 100644 --- a/src/ov_SC03_003/ov_SC03_003_jr_801380E0.c +++ b/src/ov_SC03_003/ov_SC03_003_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_006/ov_SC03_006_jr_801380E0.c b/src/ov_SC03_006/ov_SC03_006_jr_801380E0.c index bf3e67677e..c18823ea04 100644 --- a/src/ov_SC03_006/ov_SC03_006_jr_801380E0.c +++ b/src/ov_SC03_006/ov_SC03_006_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_007/ov_SC03_007_jr_801380E0.c b/src/ov_SC03_007/ov_SC03_007_jr_801380E0.c index 6d9ce5ffa3..6f93d6a060 100644 --- a/src/ov_SC03_007/ov_SC03_007_jr_801380E0.c +++ b/src/ov_SC03_007/ov_SC03_007_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_010/ov_SC03_010_jr_801380E0.c b/src/ov_SC03_010/ov_SC03_010_jr_801380E0.c index 81f3f77de1..47d9e08999 100644 --- a/src/ov_SC03_010/ov_SC03_010_jr_801380E0.c +++ b/src/ov_SC03_010/ov_SC03_010_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_011/ov_SC03_011_jr_801380E0.c b/src/ov_SC03_011/ov_SC03_011_jr_801380E0.c index e615260b18..5b2da74634 100644 --- a/src/ov_SC03_011/ov_SC03_011_jr_801380E0.c +++ b/src/ov_SC03_011/ov_SC03_011_jr_801380E0.c @@ -1099,11 +1099,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1113,11 +1109,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_012/ov_SC03_012_jr_801380E0.c b/src/ov_SC03_012/ov_SC03_012_jr_801380E0.c index 36a3c286f9..f2c923daef 100644 --- a/src/ov_SC03_012/ov_SC03_012_jr_801380E0.c +++ b/src/ov_SC03_012/ov_SC03_012_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_013/ov_SC03_013_jr_801380E0.c b/src/ov_SC03_013/ov_SC03_013_jr_801380E0.c index ed3d0e41e0..ea48500b24 100644 --- a/src/ov_SC03_013/ov_SC03_013_jr_801380E0.c +++ b/src/ov_SC03_013/ov_SC03_013_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_014/ov_SC03_014_jr_801380E0.c b/src/ov_SC03_014/ov_SC03_014_jr_801380E0.c index 028caa717d..e5293578a4 100644 --- a/src/ov_SC03_014/ov_SC03_014_jr_801380E0.c +++ b/src/ov_SC03_014/ov_SC03_014_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_023/ov_SC03_023_jr_801380E0.c b/src/ov_SC03_023/ov_SC03_023_jr_801380E0.c index 81b96c8acd..efc25d6b10 100644 --- a/src/ov_SC03_023/ov_SC03_023_jr_801380E0.c +++ b/src/ov_SC03_023/ov_SC03_023_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_024/ov_SC03_024_jr_801380E0.c b/src/ov_SC03_024/ov_SC03_024_jr_801380E0.c index 2f573812f9..d94e434004 100644 --- a/src/ov_SC03_024/ov_SC03_024_jr_801380E0.c +++ b/src/ov_SC03_024/ov_SC03_024_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_028/ov_SC03_028_jr_801380E0.c b/src/ov_SC03_028/ov_SC03_028_jr_801380E0.c index 7e75228309..aa275af937 100644 --- a/src/ov_SC03_028/ov_SC03_028_jr_801380E0.c +++ b/src/ov_SC03_028/ov_SC03_028_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_029/ov_SC03_029_jr_801380E0.c b/src/ov_SC03_029/ov_SC03_029_jr_801380E0.c index d3623e73cf..93fe6a882d 100644 --- a/src/ov_SC03_029/ov_SC03_029_jr_801380E0.c +++ b/src/ov_SC03_029/ov_SC03_029_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_030/ov_SC03_030_jr_801380E0.c b/src/ov_SC03_030/ov_SC03_030_jr_801380E0.c index 5b745ae5da..a5cdd06ac8 100644 --- a/src/ov_SC03_030/ov_SC03_030_jr_801380E0.c +++ b/src/ov_SC03_030/ov_SC03_030_jr_801380E0.c @@ -1099,11 +1099,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1113,11 +1109,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_030/ov_SC03_030_jr_8017AE2C.c b/src/ov_SC03_030/ov_SC03_030_jr_8017AE2C.c index 972cbee761..da7883bd4b 100644 --- a/src/ov_SC03_030/ov_SC03_030_jr_8017AE2C.c +++ b/src/ov_SC03_030/ov_SC03_030_jr_8017AE2C.c @@ -6355,51 +6355,31 @@ s32 func_80181824(s32 param_1, s32 param_2) /* gte_SetRotMatrix(M) */ M = *(s32 *)(ent + 0x20) + 0x34; - __asm__ __volatile__( - "lw $12, 0(%0)\n" "lw $13, 4(%0)\n" - "ctc2 $12, $0\n" "ctc2 $13, $1\n" - "lw $12, 8(%0)\n" "lw $13, 12(%0)\n" "lw $14, 16(%0)\n" - "ctc2 $12, $2\n" "ctc2 $13, $3\n" "ctc2 $14, $4\n" : : "r"(M) : "$12", "$13", "$14" ); + gte_SetRotMatrix(M); /* column 0 */ - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"(mp) : "$12", "$13", "$14" ); + gte_ldclmv(mp); gte_rtir(); gte_stclmv(param_2); /* column 1 */ c = (s32)&m1 + 2; - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"(c) : "$12", "$13", "$14" ); + gte_ldclmv(c); gte_rtir(); c = param_2 + 2; gte_stclmv(c); /* column 2 */ c = (s32)&m1 + 4; - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"(c) : "$12", "$13", "$14" ); + gte_ldclmv(c); gte_rtir(); c = param_2 + 4; gte_stclmv(c); /* gte_SetTransMatrix(M) */ M = *(s32 *)(ent + 0x20) + 0x34; - __asm__ __volatile__( - "lw $12, 20(%0)\n" "lw $13, 24(%0)\n" - "ctc2 $12, $5\n" "lw $14, 28(%0)\n" - "ctc2 $13, $6\n" "ctc2 $14, $7\n" : : "r"(M) : "$12", "$13", "$14" ); + gte_SetTransMatrix(M); /* gte_ldlv0(m1.t) ; gte_rt() ; gte_stlvnl(dst->t) */ c = (s32)&m1 + 0x14; - __asm__ __volatile__( - "lhu $13, 4(%0)\n" "lhu $12, 0(%0)\n" - "sll $13, $13, 16\n" "or $12, $12, $13\n" - "mtc2 $12, $0\n" "lwc2 $1, 8(%0)\n" - "nop\n" "nop\n" "mvmva 1, 0, 0, 0, 0\n" : : "r"(c) : "$12", "$13" ); + gte_ldlv0(c); gte_rtv0tr(); c = param_2 + 0x14; gte_stlvnl(c); diff --git a/src/ov_SC03_031/ov_SC03_031_jr_801380E0.c b/src/ov_SC03_031/ov_SC03_031_jr_801380E0.c index a427cd5479..3e5ada0ba3 100644 --- a/src/ov_SC03_031/ov_SC03_031_jr_801380E0.c +++ b/src/ov_SC03_031/ov_SC03_031_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_089/ov_SC03_089_jr_801380E0.c b/src/ov_SC03_089/ov_SC03_089_jr_801380E0.c index 761e164a2e..3b5ea59591 100644 --- a/src/ov_SC03_089/ov_SC03_089_jr_801380E0.c +++ b/src/ov_SC03_089/ov_SC03_089_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_089/ov_SC03_089_jr_8017CA80.c b/src/ov_SC03_089/ov_SC03_089_jr_8017CA80.c index 80c26eb844..3b86c96e33 100644 --- a/src/ov_SC03_089/ov_SC03_089_jr_8017CA80.c +++ b/src/ov_SC03_089/ov_SC03_089_jr_8017CA80.c @@ -6143,52 +6143,32 @@ void func_801851A8(s32 param_1) /* gte_SetRotMatrix(M) */ M = *(s32 *)(*(s32 *)(param_1 + 0x64) + 0x20) + 0x34; - __asm__ __volatile__( - "lw $12, 0(%0)\n" "lw $13, 4(%0)\n" - "ctc2 $12, $0\n" "ctc2 $13, $1\n" - "lw $12, 8(%0)\n" "lw $13, 12(%0)\n" "lw $14, 16(%0)\n" - "ctc2 $12, $2\n" "ctc2 $13, $3\n" "ctc2 $14, $4\n" : : "r"(M) : "$12", "$13", "$14" ); + gte_SetRotMatrix(M); /* column 0 */ - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"(mp) : "$12", "$13", "$14" ); + gte_ldclmv(mp); gte_rtir(); dp = (s32)&m2; gte_stclmv(dp); /* column 1 */ c = (s32)&m1 + 2; - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"(c) : "$12", "$13", "$14" ); + gte_ldclmv(c); gte_rtir(); c = (s32)&m2 + 2; gte_stclmv(c); /* column 2 */ c = (s32)&m1 + 4; - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"(c) : "$12", "$13", "$14" ); + gte_ldclmv(c); gte_rtir(); c = (s32)&m2 + 4; gte_stclmv(c); /* gte_SetTransMatrix(M) */ M = *(s32 *)(*(s32 *)(param_1 + 0x64) + 0x20) + 0x34; - __asm__ __volatile__( - "lw $12, 20(%0)\n" "lw $13, 24(%0)\n" - "ctc2 $12, $5\n" "lw $14, 28(%0)\n" - "ctc2 $13, $6\n" "ctc2 $14, $7\n" : : "r"(M) : "$12", "$13", "$14" ); + gte_SetTransMatrix(M); /* gte_ldlv0(m1.t) ; gte_rt() ; gte_stlvnl(m2.t) */ c = (s32)&m1 + 0x14; - __asm__ __volatile__( - "lhu $13, 4(%0)\n" "lhu $12, 0(%0)\n" - "sll $13, $13, 16\n" "or $12, $12, $13\n" - "mtc2 $12, $0\n" "lwc2 $1, 8(%0)\n" - "nop\n" "nop\n" "mvmva 1, 0, 0, 0, 0\n" : : "r"(c) : "$12", "$13" ); + gte_ldlv0(c); gte_rtv0tr(); c = (s32)&m2 + 0x14; gte_stlvnl(c); diff --git a/src/ov_SC03_090/ov_SC03_090_jr_801380E0.c b/src/ov_SC03_090/ov_SC03_090_jr_801380E0.c index 02f5055651..a3dfc4893f 100644 --- a/src/ov_SC03_090/ov_SC03_090_jr_801380E0.c +++ b/src/ov_SC03_090/ov_SC03_090_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_090/ov_SC03_090_jr_8017CA80.c b/src/ov_SC03_090/ov_SC03_090_jr_8017CA80.c index 4d827652d1..bb65afe8c7 100644 --- a/src/ov_SC03_090/ov_SC03_090_jr_8017CA80.c +++ b/src/ov_SC03_090/ov_SC03_090_jr_8017CA80.c @@ -6127,52 +6127,32 @@ void func_80184E84(s32 param_1) /* gte_SetRotMatrix(M) */ M = *(s32 *)(*(s32 *)(param_1 + 0x64) + 0x20) + 0x34; - __asm__ __volatile__( - "lw $12, 0(%0)\n" "lw $13, 4(%0)\n" - "ctc2 $12, $0\n" "ctc2 $13, $1\n" - "lw $12, 8(%0)\n" "lw $13, 12(%0)\n" "lw $14, 16(%0)\n" - "ctc2 $12, $2\n" "ctc2 $13, $3\n" "ctc2 $14, $4\n" : : "r"(M) : "$12", "$13", "$14" ); + gte_SetRotMatrix(M); /* column 0 */ - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"(mp) : "$12", "$13", "$14" ); + gte_ldclmv(mp); gte_rtir(); dp = (s32)&m2; gte_stclmv(dp); /* column 1 */ c = (s32)&m1 + 2; - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"(c) : "$12", "$13", "$14" ); + gte_ldclmv(c); gte_rtir(); c = (s32)&m2 + 2; gte_stclmv(c); /* column 2 */ c = (s32)&m1 + 4; - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"(c) : "$12", "$13", "$14" ); + gte_ldclmv(c); gte_rtir(); c = (s32)&m2 + 4; gte_stclmv(c); /* gte_SetTransMatrix(M) */ M = *(s32 *)(*(s32 *)(param_1 + 0x64) + 0x20) + 0x34; - __asm__ __volatile__( - "lw $12, 20(%0)\n" "lw $13, 24(%0)\n" - "ctc2 $12, $5\n" "lw $14, 28(%0)\n" - "ctc2 $13, $6\n" "ctc2 $14, $7\n" : : "r"(M) : "$12", "$13", "$14" ); + gte_SetTransMatrix(M); /* gte_ldlv0(m1.t) ; gte_rt() ; gte_stlvnl(m2.t) */ c = (s32)&m1 + 0x14; - __asm__ __volatile__( - "lhu $13, 4(%0)\n" "lhu $12, 0(%0)\n" - "sll $13, $13, 16\n" "or $12, $12, $13\n" - "mtc2 $12, $0\n" "lwc2 $1, 8(%0)\n" - "nop\n" "nop\n" "mvmva 1, 0, 0, 0, 0\n" : : "r"(c) : "$12", "$13" ); + gte_ldlv0(c); gte_rtv0tr(); c = (s32)&m2 + 0x14; gte_stlvnl(c); diff --git a/src/ov_SC03_091/ov_SC03_091_jr_801380E0.c b/src/ov_SC03_091/ov_SC03_091_jr_801380E0.c index 408c281b16..f36201e29e 100644 --- a/src/ov_SC03_091/ov_SC03_091_jr_801380E0.c +++ b/src/ov_SC03_091/ov_SC03_091_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_091/ov_SC03_091_jr_8018326C.c b/src/ov_SC03_091/ov_SC03_091_jr_8018326C.c index b81ab152b6..8eb4210b9a 100644 --- a/src/ov_SC03_091/ov_SC03_091_jr_8018326C.c +++ b/src/ov_SC03_091/ov_SC03_091_jr_8018326C.c @@ -4460,52 +4460,32 @@ void func_80185D2C(s32 param_1) /* gte_SetRotMatrix(M) */ M = *(s32 *)(*(s32 *)(param_1 + 0x64) + 0x20) + 0x34; - __asm__ __volatile__( - "lw $12, 0(%0)\n" "lw $13, 4(%0)\n" - "ctc2 $12, $0\n" "ctc2 $13, $1\n" - "lw $12, 8(%0)\n" "lw $13, 12(%0)\n" "lw $14, 16(%0)\n" - "ctc2 $12, $2\n" "ctc2 $13, $3\n" "ctc2 $14, $4\n" : : "r"(M) : "$12", "$13", "$14" ); + gte_SetRotMatrix(M); /* column 0 */ - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"(mp) : "$12", "$13", "$14" ); + gte_ldclmv(mp); gte_rtir(); dp = (s32)&m2; gte_stclmv(dp); /* column 1 */ c = (s32)&m1 + 2; - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"(c) : "$12", "$13", "$14" ); + gte_ldclmv(c); gte_rtir(); c = (s32)&m2 + 2; gte_stclmv(c); /* column 2 */ c = (s32)&m1 + 4; - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"(c) : "$12", "$13", "$14" ); + gte_ldclmv(c); gte_rtir(); c = (s32)&m2 + 4; gte_stclmv(c); /* gte_SetTransMatrix(M) */ M = *(s32 *)(*(s32 *)(param_1 + 0x64) + 0x20) + 0x34; - __asm__ __volatile__( - "lw $12, 20(%0)\n" "lw $13, 24(%0)\n" - "ctc2 $12, $5\n" "lw $14, 28(%0)\n" - "ctc2 $13, $6\n" "ctc2 $14, $7\n" : : "r"(M) : "$12", "$13", "$14" ); + gte_SetTransMatrix(M); /* gte_ldlv0(m1.t) ; gte_rt() ; gte_stlvnl(m2.t) */ c = (s32)&m1 + 0x14; - __asm__ __volatile__( - "lhu $13, 4(%0)\n" "lhu $12, 0(%0)\n" - "sll $13, $13, 16\n" "or $12, $12, $13\n" - "mtc2 $12, $0\n" "lwc2 $1, 8(%0)\n" - "nop\n" "nop\n" "mvmva 1, 0, 0, 0, 0\n" : : "r"(c) : "$12", "$13" ); + gte_ldlv0(c); gte_rtv0tr(); c = (s32)&m2 + 0x14; gte_stlvnl(c); diff --git a/src/ov_SC03_092/ov_SC03_092_jr_801380E0.c b/src/ov_SC03_092/ov_SC03_092_jr_801380E0.c index b5f315f71c..78a3daf6a1 100644 --- a/src/ov_SC03_092/ov_SC03_092_jr_801380E0.c +++ b/src/ov_SC03_092/ov_SC03_092_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_093/ov_SC03_093_jr_801380E0.c b/src/ov_SC03_093/ov_SC03_093_jr_801380E0.c index 864cc12374..5a3451bfde 100644 --- a/src/ov_SC03_093/ov_SC03_093_jr_801380E0.c +++ b/src/ov_SC03_093/ov_SC03_093_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_094/ov_SC03_094_jr_801380E0.c b/src/ov_SC03_094/ov_SC03_094_jr_801380E0.c index c3259c3d82..b72efe2402 100644 --- a/src/ov_SC03_094/ov_SC03_094_jr_801380E0.c +++ b/src/ov_SC03_094/ov_SC03_094_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_095/ov_SC03_095_jr_801380E0.c b/src/ov_SC03_095/ov_SC03_095_jr_801380E0.c index 78afb022c7..a0aac82861 100644 --- a/src/ov_SC03_095/ov_SC03_095_jr_801380E0.c +++ b/src/ov_SC03_095/ov_SC03_095_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_096/ov_SC03_096_jr_801380E0.c b/src/ov_SC03_096/ov_SC03_096_jr_801380E0.c index cf3ce9e184..abf59e7dcc 100644 --- a/src/ov_SC03_096/ov_SC03_096_jr_801380E0.c +++ b/src/ov_SC03_096/ov_SC03_096_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_097/ov_SC03_097_jr_801380E0.c b/src/ov_SC03_097/ov_SC03_097_jr_801380E0.c index afbee8eb13..62dcf94315 100644 --- a/src/ov_SC03_097/ov_SC03_097_jr_801380E0.c +++ b/src/ov_SC03_097/ov_SC03_097_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_098/ov_SC03_098_jr_801380E0.c b/src/ov_SC03_098/ov_SC03_098_jr_801380E0.c index 3d70e6b736..efa0f3301d 100644 --- a/src/ov_SC03_098/ov_SC03_098_jr_801380E0.c +++ b/src/ov_SC03_098/ov_SC03_098_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_099/ov_SC03_099_jr_801380E0.c b/src/ov_SC03_099/ov_SC03_099_jr_801380E0.c index 8f8d0b7f20..5e251243df 100644 --- a/src/ov_SC03_099/ov_SC03_099_jr_801380E0.c +++ b/src/ov_SC03_099/ov_SC03_099_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_100/ov_SC03_100_jr_801380E0.c b/src/ov_SC03_100/ov_SC03_100_jr_801380E0.c index ce0297b1fd..b4a44f7d92 100644 --- a/src/ov_SC03_100/ov_SC03_100_jr_801380E0.c +++ b/src/ov_SC03_100/ov_SC03_100_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_101/ov_SC03_101_jr_801380E0.c b/src/ov_SC03_101/ov_SC03_101_jr_801380E0.c index b8e7837ee7..7bc9a4d029 100644 --- a/src/ov_SC03_101/ov_SC03_101_jr_801380E0.c +++ b/src/ov_SC03_101/ov_SC03_101_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_102/ov_SC03_102_jr_801380E0.c b/src/ov_SC03_102/ov_SC03_102_jr_801380E0.c index 8c167e8812..de22bf0dbd 100644 --- a/src/ov_SC03_102/ov_SC03_102_jr_801380E0.c +++ b/src/ov_SC03_102/ov_SC03_102_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_103/ov_SC03_103_jr_801380E0.c b/src/ov_SC03_103/ov_SC03_103_jr_801380E0.c index 91d2b450a1..01811bebc2 100644 --- a/src/ov_SC03_103/ov_SC03_103_jr_801380E0.c +++ b/src/ov_SC03_103/ov_SC03_103_jr_801380E0.c @@ -1099,11 +1099,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1113,11 +1109,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_104/ov_SC03_104_jr_801380E0.c b/src/ov_SC03_104/ov_SC03_104_jr_801380E0.c index 8b03064c3b..7860421dbd 100644 --- a/src/ov_SC03_104/ov_SC03_104_jr_801380E0.c +++ b/src/ov_SC03_104/ov_SC03_104_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_104/ov_SC03_104_jr_80182038.c b/src/ov_SC03_104/ov_SC03_104_jr_80182038.c index b9e9a5251b..6d920a13ac 100644 --- a/src/ov_SC03_104/ov_SC03_104_jr_80182038.c +++ b/src/ov_SC03_104/ov_SC03_104_jr_80182038.c @@ -3400,52 +3400,32 @@ void func_80182D18(s32 param_1) /* gte_SetRotMatrix(M) */ M = *(s32 *)(*(s32 *)(param_1 + 0x64) + 0x20) + 0x34; - __asm__ __volatile__( - "lw $12, 0(%0)\n" "lw $13, 4(%0)\n" - "ctc2 $12, $0\n" "ctc2 $13, $1\n" - "lw $12, 8(%0)\n" "lw $13, 12(%0)\n" "lw $14, 16(%0)\n" - "ctc2 $12, $2\n" "ctc2 $13, $3\n" "ctc2 $14, $4\n" : : "r"(M) : "$12", "$13", "$14" ); + gte_SetRotMatrix(M); /* column 0 */ - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"(mp) : "$12", "$13", "$14" ); + gte_ldclmv(mp); gte_rtir(); dp = (s32)&m2; gte_stclmv(dp); /* column 1 */ c = (s32)&m1 + 2; - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"(c) : "$12", "$13", "$14" ); + gte_ldclmv(c); gte_rtir(); c = (s32)&m2 + 2; gte_stclmv(c); /* column 2 */ c = (s32)&m1 + 4; - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"(c) : "$12", "$13", "$14" ); + gte_ldclmv(c); gte_rtir(); c = (s32)&m2 + 4; gte_stclmv(c); /* gte_SetTransMatrix(M) */ M = *(s32 *)(*(s32 *)(param_1 + 0x64) + 0x20) + 0x34; - __asm__ __volatile__( - "lw $12, 20(%0)\n" "lw $13, 24(%0)\n" - "ctc2 $12, $5\n" "lw $14, 28(%0)\n" - "ctc2 $13, $6\n" "ctc2 $14, $7\n" : : "r"(M) : "$12", "$13", "$14" ); + gte_SetTransMatrix(M); /* gte_ldlv0(m1.t) ; gte_rt() ; gte_stlvnl(m2.t) */ c = (s32)&m1 + 0x14; - __asm__ __volatile__( - "lhu $13, 4(%0)\n" "lhu $12, 0(%0)\n" - "sll $13, $13, 16\n" "or $12, $12, $13\n" - "mtc2 $12, $0\n" "lwc2 $1, 8(%0)\n" - "nop\n" "nop\n" "mvmva 1, 0, 0, 0, 0\n" : : "r"(c) : "$12", "$13" ); + gte_ldlv0(c); gte_rtv0tr(); c = (s32)&m2 + 0x14; gte_stlvnl(c); diff --git a/src/ov_SC03_105/ov_SC03_105_jr_801380E0.c b/src/ov_SC03_105/ov_SC03_105_jr_801380E0.c index ea84d0ae60..f56eb63f63 100644 --- a/src/ov_SC03_105/ov_SC03_105_jr_801380E0.c +++ b/src/ov_SC03_105/ov_SC03_105_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_107/ov_SC03_107_jr_801380E0.c b/src/ov_SC03_107/ov_SC03_107_jr_801380E0.c index 5f310c2ff5..798548d2a1 100644 --- a/src/ov_SC03_107/ov_SC03_107_jr_801380E0.c +++ b/src/ov_SC03_107/ov_SC03_107_jr_801380E0.c @@ -1146,11 +1146,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1160,11 +1156,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_108/ov_SC03_108_jr_801380E0.c b/src/ov_SC03_108/ov_SC03_108_jr_801380E0.c index 417a58ca2f..baa6ca4a73 100644 --- a/src/ov_SC03_108/ov_SC03_108_jr_801380E0.c +++ b/src/ov_SC03_108/ov_SC03_108_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_109/ov_SC03_109_jr_801380E0.c b/src/ov_SC03_109/ov_SC03_109_jr_801380E0.c index 93e5c8e5b2..b30b18bbd9 100644 --- a/src/ov_SC03_109/ov_SC03_109_jr_801380E0.c +++ b/src/ov_SC03_109/ov_SC03_109_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_110/ov_SC03_110_jr_801380E0.c b/src/ov_SC03_110/ov_SC03_110_jr_801380E0.c index a3f12720fc..ab14115bcf 100644 --- a/src/ov_SC03_110/ov_SC03_110_jr_801380E0.c +++ b/src/ov_SC03_110/ov_SC03_110_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_111/ov_SC03_111_jr_801380E0.c b/src/ov_SC03_111/ov_SC03_111_jr_801380E0.c index 5545b5a0bc..3ae309b65b 100644 --- a/src/ov_SC03_111/ov_SC03_111_jr_801380E0.c +++ b/src/ov_SC03_111/ov_SC03_111_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_112/ov_SC03_112_jr_801380E0.c b/src/ov_SC03_112/ov_SC03_112_jr_801380E0.c index 480ecbdcdb..0269ed4aa5 100644 --- a/src/ov_SC03_112/ov_SC03_112_jr_801380E0.c +++ b/src/ov_SC03_112/ov_SC03_112_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_113/ov_SC03_113_jr_801380E0.c b/src/ov_SC03_113/ov_SC03_113_jr_801380E0.c index 8417f9c031..ebae4a14f8 100644 --- a/src/ov_SC03_113/ov_SC03_113_jr_801380E0.c +++ b/src/ov_SC03_113/ov_SC03_113_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_114/ov_SC03_114_jr_801380E0.c b/src/ov_SC03_114/ov_SC03_114_jr_801380E0.c index ac9f33faec..d4fa2858a9 100644 --- a/src/ov_SC03_114/ov_SC03_114_jr_801380E0.c +++ b/src/ov_SC03_114/ov_SC03_114_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_115/ov_SC03_115_jr_801380E0.c b/src/ov_SC03_115/ov_SC03_115_jr_801380E0.c index cc78dbb5b0..1c43818ade 100644 --- a/src/ov_SC03_115/ov_SC03_115_jr_801380E0.c +++ b/src/ov_SC03_115/ov_SC03_115_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_116/ov_SC03_116_jr_801380E0.c b/src/ov_SC03_116/ov_SC03_116_jr_801380E0.c index f637d09094..e45042d391 100644 --- a/src/ov_SC03_116/ov_SC03_116_jr_801380E0.c +++ b/src/ov_SC03_116/ov_SC03_116_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_117/ov_SC03_117_jr_801380E0.c b/src/ov_SC03_117/ov_SC03_117_jr_801380E0.c index 24b8bde41e..05dc1b7303 100644 --- a/src/ov_SC03_117/ov_SC03_117_jr_801380E0.c +++ b/src/ov_SC03_117/ov_SC03_117_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_118/ov_SC03_118_jr_801380E0.c b/src/ov_SC03_118/ov_SC03_118_jr_801380E0.c index 85e13faa1f..eb3b2409e3 100644 --- a/src/ov_SC03_118/ov_SC03_118_jr_801380E0.c +++ b/src/ov_SC03_118/ov_SC03_118_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_121/ov_SC03_121_jr_801380E0.c b/src/ov_SC03_121/ov_SC03_121_jr_801380E0.c index ef1dba0059..b701db35ff 100644 --- a/src/ov_SC03_121/ov_SC03_121_jr_801380E0.c +++ b/src/ov_SC03_121/ov_SC03_121_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_124/ov_SC03_124_jr_801380E0.c b/src/ov_SC03_124/ov_SC03_124_jr_801380E0.c index 226c35df7f..a836984a81 100644 --- a/src/ov_SC03_124/ov_SC03_124_jr_801380E0.c +++ b/src/ov_SC03_124/ov_SC03_124_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC03_125/ov_SC03_125_jr_801380E0.c b/src/ov_SC03_125/ov_SC03_125_jr_801380E0.c index 1c8a984991..9bcbe92859 100644 --- a/src/ov_SC03_125/ov_SC03_125_jr_801380E0.c +++ b/src/ov_SC03_125/ov_SC03_125_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC04_000/ov_SC04_000_jr_801380E0.c b/src/ov_SC04_000/ov_SC04_000_jr_801380E0.c index 99b31258d4..ca47ae42a8 100644 --- a/src/ov_SC04_000/ov_SC04_000_jr_801380E0.c +++ b/src/ov_SC04_000/ov_SC04_000_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC04_002/ov_SC04_002_jr_801380E0.c b/src/ov_SC04_002/ov_SC04_002_jr_801380E0.c index 316fb1f54b..cf491af9ee 100644 --- a/src/ov_SC04_002/ov_SC04_002_jr_801380E0.c +++ b/src/ov_SC04_002/ov_SC04_002_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC04_003/ov_SC04_003_jr_801380E0.c b/src/ov_SC04_003/ov_SC04_003_jr_801380E0.c index c6579680a9..6010f34714 100644 --- a/src/ov_SC04_003/ov_SC04_003_jr_801380E0.c +++ b/src/ov_SC04_003/ov_SC04_003_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC04_004/ov_SC04_004_jr_801380E0.c b/src/ov_SC04_004/ov_SC04_004_jr_801380E0.c index 56d75f35f2..29b014fd5d 100644 --- a/src/ov_SC04_004/ov_SC04_004_jr_801380E0.c +++ b/src/ov_SC04_004/ov_SC04_004_jr_801380E0.c @@ -1096,11 +1096,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1110,11 +1106,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC04_005/ov_SC04_005_jr_801380E0.c b/src/ov_SC04_005/ov_SC04_005_jr_801380E0.c index 8fc87dedf2..146c20e239 100644 --- a/src/ov_SC04_005/ov_SC04_005_jr_801380E0.c +++ b/src/ov_SC04_005/ov_SC04_005_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC04_006/ov_SC04_006_jr_801380E0.c b/src/ov_SC04_006/ov_SC04_006_jr_801380E0.c index 0de7c0b90b..72cf32ad6d 100644 --- a/src/ov_SC04_006/ov_SC04_006_jr_801380E0.c +++ b/src/ov_SC04_006/ov_SC04_006_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC04_007/ov_SC04_007_jr_801380E0.c b/src/ov_SC04_007/ov_SC04_007_jr_801380E0.c index 2677e771fa..1cbbde974e 100644 --- a/src/ov_SC04_007/ov_SC04_007_jr_801380E0.c +++ b/src/ov_SC04_007/ov_SC04_007_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC04_009/ov_SC04_009_jr_801380E0.c b/src/ov_SC04_009/ov_SC04_009_jr_801380E0.c index 6632e32c36..8638ad3da0 100644 --- a/src/ov_SC04_009/ov_SC04_009_jr_801380E0.c +++ b/src/ov_SC04_009/ov_SC04_009_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC04_010/ov_SC04_010_jr_801380E0.c b/src/ov_SC04_010/ov_SC04_010_jr_801380E0.c index fcb227c06b..b69022241c 100644 --- a/src/ov_SC04_010/ov_SC04_010_jr_801380E0.c +++ b/src/ov_SC04_010/ov_SC04_010_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC04_011/ov_SC04_011_jr_801380E0.c b/src/ov_SC04_011/ov_SC04_011_jr_801380E0.c index 640ce71df8..ff8a16d6d2 100644 --- a/src/ov_SC04_011/ov_SC04_011_jr_801380E0.c +++ b/src/ov_SC04_011/ov_SC04_011_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC04_012/ov_SC04_012_jr_801380E0.c b/src/ov_SC04_012/ov_SC04_012_jr_801380E0.c index fb43b6e0de..9c71228f3e 100644 --- a/src/ov_SC04_012/ov_SC04_012_jr_801380E0.c +++ b/src/ov_SC04_012/ov_SC04_012_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC04_015/ov_SC04_015_jr_801380E0.c b/src/ov_SC04_015/ov_SC04_015_jr_801380E0.c index a998687246..8cc885be5b 100644 --- a/src/ov_SC04_015/ov_SC04_015_jr_801380E0.c +++ b/src/ov_SC04_015/ov_SC04_015_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC04_016/ov_SC04_016_jr_801380E0.c b/src/ov_SC04_016/ov_SC04_016_jr_801380E0.c index d12c9dc108..3fb496e2f1 100644 --- a/src/ov_SC04_016/ov_SC04_016_jr_801380E0.c +++ b/src/ov_SC04_016/ov_SC04_016_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC04_018/ov_SC04_018_jr_801380E0.c b/src/ov_SC04_018/ov_SC04_018_jr_801380E0.c index 00450ec6d1..21304c0bf0 100644 --- a/src/ov_SC04_018/ov_SC04_018_jr_801380E0.c +++ b/src/ov_SC04_018/ov_SC04_018_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC04_020/ov_SC04_020_jr_801380E0.c b/src/ov_SC04_020/ov_SC04_020_jr_801380E0.c index d8f7dc9f27..0253730e87 100644 --- a/src/ov_SC04_020/ov_SC04_020_jr_801380E0.c +++ b/src/ov_SC04_020/ov_SC04_020_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC05_000/ov_SC05_000_jr_801380E0.c b/src/ov_SC05_000/ov_SC05_000_jr_801380E0.c index ba2b7e7da0..a0e3ea6df7 100644 --- a/src/ov_SC05_000/ov_SC05_000_jr_801380E0.c +++ b/src/ov_SC05_000/ov_SC05_000_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC05_001/ov_SC05_001_jr_801380E0.c b/src/ov_SC05_001/ov_SC05_001_jr_801380E0.c index e88f57bbc4..f8e54d05ef 100644 --- a/src/ov_SC05_001/ov_SC05_001_jr_801380E0.c +++ b/src/ov_SC05_001/ov_SC05_001_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC05_002/ov_SC05_002_jr_801380E0.c b/src/ov_SC05_002/ov_SC05_002_jr_801380E0.c index 2b3232fa9a..671232f1c9 100644 --- a/src/ov_SC05_002/ov_SC05_002_jr_801380E0.c +++ b/src/ov_SC05_002/ov_SC05_002_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC05_003/ov_SC05_003_jr_801380E0.c b/src/ov_SC05_003/ov_SC05_003_jr_801380E0.c index 33f2cfc1b4..08423657d0 100644 --- a/src/ov_SC05_003/ov_SC05_003_jr_801380E0.c +++ b/src/ov_SC05_003/ov_SC05_003_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC05_004/ov_SC05_004_jr_801380E0.c b/src/ov_SC05_004/ov_SC05_004_jr_801380E0.c index 930779f604..3f56421f4a 100644 --- a/src/ov_SC05_004/ov_SC05_004_jr_801380E0.c +++ b/src/ov_SC05_004/ov_SC05_004_jr_801380E0.c @@ -1100,11 +1100,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1114,11 +1110,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC05_005/ov_SC05_005_jr_801380E0.c b/src/ov_SC05_005/ov_SC05_005_jr_801380E0.c index e521a87c73..1e44e02a27 100644 --- a/src/ov_SC05_005/ov_SC05_005_jr_801380E0.c +++ b/src/ov_SC05_005/ov_SC05_005_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC05_006/ov_SC05_006_jr_801380E0.c b/src/ov_SC05_006/ov_SC05_006_jr_801380E0.c index fcb1e9792b..1967d58004 100644 --- a/src/ov_SC05_006/ov_SC05_006_jr_801380E0.c +++ b/src/ov_SC05_006/ov_SC05_006_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC05_007/ov_SC05_007_jr_801380E0.c b/src/ov_SC05_007/ov_SC05_007_jr_801380E0.c index 7d579154ac..03937f581c 100644 --- a/src/ov_SC05_007/ov_SC05_007_jr_801380E0.c +++ b/src/ov_SC05_007/ov_SC05_007_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC05_008/ov_SC05_008_jr_801380E0.c b/src/ov_SC05_008/ov_SC05_008_jr_801380E0.c index 112b05621c..1bc783b17c 100644 --- a/src/ov_SC05_008/ov_SC05_008_jr_801380E0.c +++ b/src/ov_SC05_008/ov_SC05_008_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC05_010/ov_SC05_010_jr_801380E0.c b/src/ov_SC05_010/ov_SC05_010_jr_801380E0.c index e20d503b93..ffe3990af2 100644 --- a/src/ov_SC05_010/ov_SC05_010_jr_801380E0.c +++ b/src/ov_SC05_010/ov_SC05_010_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC05_011/ov_SC05_011_jr_801380E0.c b/src/ov_SC05_011/ov_SC05_011_jr_801380E0.c index 9c57cb115c..4abe0779d4 100644 --- a/src/ov_SC05_011/ov_SC05_011_jr_801380E0.c +++ b/src/ov_SC05_011/ov_SC05_011_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC05_017/ov_SC05_017_jr_801380E0.c b/src/ov_SC05_017/ov_SC05_017_jr_801380E0.c index d07b442fda..c4970f6d94 100644 --- a/src/ov_SC05_017/ov_SC05_017_jr_801380E0.c +++ b/src/ov_SC05_017/ov_SC05_017_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC05_018/ov_SC05_018_jr_801380E0.c b/src/ov_SC05_018/ov_SC05_018_jr_801380E0.c index 3c685af3cf..3d436a93e2 100644 --- a/src/ov_SC05_018/ov_SC05_018_jr_801380E0.c +++ b/src/ov_SC05_018/ov_SC05_018_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_000/ov_SC06_000_jr_801380E0.c b/src/ov_SC06_000/ov_SC06_000_jr_801380E0.c index 6a3771edab..b79a429786 100644 --- a/src/ov_SC06_000/ov_SC06_000_jr_801380E0.c +++ b/src/ov_SC06_000/ov_SC06_000_jr_801380E0.c @@ -1101,11 +1101,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1115,11 +1111,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_006/ov_SC06_006_jr_801380E0.c b/src/ov_SC06_006/ov_SC06_006_jr_801380E0.c index 6cc8fee1f4..2c582c6fa8 100644 --- a/src/ov_SC06_006/ov_SC06_006_jr_801380E0.c +++ b/src/ov_SC06_006/ov_SC06_006_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_008/ov_SC06_008_jr_801380E0.c b/src/ov_SC06_008/ov_SC06_008_jr_801380E0.c index 9d2e2feebc..c41c916dda 100644 --- a/src/ov_SC06_008/ov_SC06_008_jr_801380E0.c +++ b/src/ov_SC06_008/ov_SC06_008_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_010/ov_SC06_010_jr_801380E0.c b/src/ov_SC06_010/ov_SC06_010_jr_801380E0.c index 05f71def45..e33fc9dd32 100644 --- a/src/ov_SC06_010/ov_SC06_010_jr_801380E0.c +++ b/src/ov_SC06_010/ov_SC06_010_jr_801380E0.c @@ -1100,11 +1100,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1114,11 +1110,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_011/ov_SC06_011_jr_801380E0.c b/src/ov_SC06_011/ov_SC06_011_jr_801380E0.c index 018356905d..1d986de366 100644 --- a/src/ov_SC06_011/ov_SC06_011_jr_801380E0.c +++ b/src/ov_SC06_011/ov_SC06_011_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_013/ov_SC06_013_jr_801380E0.c b/src/ov_SC06_013/ov_SC06_013_jr_801380E0.c index 0b894aabf9..fe93bf8e7a 100644 --- a/src/ov_SC06_013/ov_SC06_013_jr_801380E0.c +++ b/src/ov_SC06_013/ov_SC06_013_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_013/ov_SC06_013_jr_8017BEBC.c b/src/ov_SC06_013/ov_SC06_013_jr_8017BEBC.c index f30878fe1d..c3737f2292 100644 --- a/src/ov_SC06_013/ov_SC06_013_jr_8017BEBC.c +++ b/src/ov_SC06_013/ov_SC06_013_jr_8017BEBC.c @@ -3319,23 +3319,7 @@ void func_8017D9F0(param_1) { s32 *p = (s32 *)(*(s32 *)(param_1 + 0x20) + 0x34); - __asm__ __volatile__( - "lw $12, 0(%0)\n" - "lw $13, 4(%0)\n" - "ctc2 $12, $0\n" - "ctc2 $13, $1\n" - "lw $12, 8(%0)\n" - "lw $13, 12(%0)\n" - "lw $14, 16(%0)\n" - "ctc2 $12, $2\n" - "ctc2 $13, $3\n" - "ctc2 $14, $4\n" - "lw $12, 20(%0)\n" - "lw $13, 24(%0)\n" - "ctc2 $12, $5\n" - "lw $14, 28(%0)\n" - "ctc2 $13, $6\n" - "ctc2 $14, $7\n" : : "r"(p) : "$12", "$13", "$14" ); + gte_SetRotTransMatrix(p); } { diff --git a/src/ov_SC06_014/ov_SC06_014_jr_801380E0.c b/src/ov_SC06_014/ov_SC06_014_jr_801380E0.c index 8e9fa79321..9bc8bcf7c0 100644 --- a/src/ov_SC06_014/ov_SC06_014_jr_801380E0.c +++ b/src/ov_SC06_014/ov_SC06_014_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_014/ov_SC06_014_jr_8017BEBC.c b/src/ov_SC06_014/ov_SC06_014_jr_8017BEBC.c index 558273e78b..51143b670a 100644 --- a/src/ov_SC06_014/ov_SC06_014_jr_8017BEBC.c +++ b/src/ov_SC06_014/ov_SC06_014_jr_8017BEBC.c @@ -4019,23 +4019,7 @@ void func_8017ED54(param_1) { s32 *p = (s32 *)(*(s32 *)(param_1 + 0x20) + 0x34); - __asm__ __volatile__( - "lw $12, 0(%0)\n" - "lw $13, 4(%0)\n" - "ctc2 $12, $0\n" - "ctc2 $13, $1\n" - "lw $12, 8(%0)\n" - "lw $13, 12(%0)\n" - "lw $14, 16(%0)\n" - "ctc2 $12, $2\n" - "ctc2 $13, $3\n" - "ctc2 $14, $4\n" - "lw $12, 20(%0)\n" - "lw $13, 24(%0)\n" - "ctc2 $12, $5\n" - "lw $14, 28(%0)\n" - "ctc2 $13, $6\n" - "ctc2 $14, $7\n" : : "r"(p) : "$12", "$13", "$14" ); + gte_SetRotTransMatrix(p); } { diff --git a/src/ov_SC06_015/ov_SC06_015_jr_801380E0.c b/src/ov_SC06_015/ov_SC06_015_jr_801380E0.c index bac0dc14e3..5c2b3c211f 100644 --- a/src/ov_SC06_015/ov_SC06_015_jr_801380E0.c +++ b/src/ov_SC06_015/ov_SC06_015_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_015/ov_SC06_015_jr_8017BEBC.c b/src/ov_SC06_015/ov_SC06_015_jr_8017BEBC.c index 093e25498e..a3f7e98e5b 100644 --- a/src/ov_SC06_015/ov_SC06_015_jr_8017BEBC.c +++ b/src/ov_SC06_015/ov_SC06_015_jr_8017BEBC.c @@ -3198,23 +3198,7 @@ void func_8017D8AC(param_1) { s32 *p = (s32 *)(*(s32 *)(param_1 + 0x20) + 0x34); - __asm__ __volatile__( - "lw $12, 0(%0)\n" - "lw $13, 4(%0)\n" - "ctc2 $12, $0\n" - "ctc2 $13, $1\n" - "lw $12, 8(%0)\n" - "lw $13, 12(%0)\n" - "lw $14, 16(%0)\n" - "ctc2 $12, $2\n" - "ctc2 $13, $3\n" - "ctc2 $14, $4\n" - "lw $12, 20(%0)\n" - "lw $13, 24(%0)\n" - "ctc2 $12, $5\n" - "lw $14, 28(%0)\n" - "ctc2 $13, $6\n" - "ctc2 $14, $7\n" : : "r"(p) : "$12", "$13", "$14" ); + gte_SetRotTransMatrix(p); } { diff --git a/src/ov_SC06_016/ov_SC06_016_jr_801380E0.c b/src/ov_SC06_016/ov_SC06_016_jr_801380E0.c index fca5e774ec..0301bf01c9 100644 --- a/src/ov_SC06_016/ov_SC06_016_jr_801380E0.c +++ b/src/ov_SC06_016/ov_SC06_016_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_018/ov_SC06_018_jr_801380E0.c b/src/ov_SC06_018/ov_SC06_018_jr_801380E0.c index 3f560312ad..75a8339c29 100644 --- a/src/ov_SC06_018/ov_SC06_018_jr_801380E0.c +++ b/src/ov_SC06_018/ov_SC06_018_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_020/ov_SC06_020_jr_801380E0.c b/src/ov_SC06_020/ov_SC06_020_jr_801380E0.c index b895f16324..680fb658cc 100644 --- a/src/ov_SC06_020/ov_SC06_020_jr_801380E0.c +++ b/src/ov_SC06_020/ov_SC06_020_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_022/ov_SC06_022_jr_801380E0.c b/src/ov_SC06_022/ov_SC06_022_jr_801380E0.c index 3598cc6026..c1b75b02c8 100644 --- a/src/ov_SC06_022/ov_SC06_022_jr_801380E0.c +++ b/src/ov_SC06_022/ov_SC06_022_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_024/ov_SC06_024_jr_801380E0.c b/src/ov_SC06_024/ov_SC06_024_jr_801380E0.c index 237ece16b9..9b8fde3a50 100644 --- a/src/ov_SC06_024/ov_SC06_024_jr_801380E0.c +++ b/src/ov_SC06_024/ov_SC06_024_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_025/ov_SC06_025_jr_801380E0.c b/src/ov_SC06_025/ov_SC06_025_jr_801380E0.c index e75ab3e494..5d015beb7a 100644 --- a/src/ov_SC06_025/ov_SC06_025_jr_801380E0.c +++ b/src/ov_SC06_025/ov_SC06_025_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_027/ov_SC06_027_jr_801380E0.c b/src/ov_SC06_027/ov_SC06_027_jr_801380E0.c index 67fd52bb05..2196f2f594 100644 --- a/src/ov_SC06_027/ov_SC06_027_jr_801380E0.c +++ b/src/ov_SC06_027/ov_SC06_027_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_029/ov_SC06_029_jr_801380E0.c b/src/ov_SC06_029/ov_SC06_029_jr_801380E0.c index b53b37601a..ee2851fcb5 100644 --- a/src/ov_SC06_029/ov_SC06_029_jr_801380E0.c +++ b/src/ov_SC06_029/ov_SC06_029_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_029/ov_SC06_029_jr_8017C954.c b/src/ov_SC06_029/ov_SC06_029_jr_8017C954.c index 4355bd5550..9d32fafc74 100644 --- a/src/ov_SC06_029/ov_SC06_029_jr_8017C954.c +++ b/src/ov_SC06_029/ov_SC06_029_jr_8017C954.c @@ -6298,24 +6298,7 @@ void func_80182BC8(s32 a0) { { s32 *p = buf; - __asm__ __volatile__( // !FAKE: gte direct — clobbers beyond Sony's macro (a scheduling steer; P36 T5 t5_remark3) - "lw $12, 0(%0)\n" - "lw $13, 4(%0)\n" - "ctc2 $12, $0\n" - "ctc2 $13, $1\n" - "lw $12, 8(%0)\n" - "lw $13, 12(%0)\n" - "lw $14, 16(%0)\n" - "ctc2 $12, $2\n" - "ctc2 $13, $3\n" - "ctc2 $14, $4\n" - "lw $12, 20(%0)\n" - "lw $13, 24(%0)\n" - "ctc2 $12, $5\n" - "lw $14, 28(%0)\n" - "ctc2 $13, $6\n" - "ctc2 $14, $7\n" - : : "r"(p) : "$12", "$13", "$14", "memory"); + gte_SetRotTransMatrix_m(p); // !FAKE: gte via gte_SetRotTransMatrix_m — clobbers memory vs Sony's (a scheduling steer; 3.39 T7.1 t8_gte1, instrument tools/gte_consolidate.py) } svec1.vx = -0x3E; diff --git a/src/ov_SC06_030/ov_SC06_030_jr_801380E0.c b/src/ov_SC06_030/ov_SC06_030_jr_801380E0.c index 42ad9895a8..878fc12a00 100644 --- a/src/ov_SC06_030/ov_SC06_030_jr_801380E0.c +++ b/src/ov_SC06_030/ov_SC06_030_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_032/ov_SC06_032_jr_801380E0.c b/src/ov_SC06_032/ov_SC06_032_jr_801380E0.c index 70de4878c8..dd1403af56 100644 --- a/src/ov_SC06_032/ov_SC06_032_jr_801380E0.c +++ b/src/ov_SC06_032/ov_SC06_032_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC06_033/ov_SC06_033_jr_801380E0.c b/src/ov_SC06_033/ov_SC06_033_jr_801380E0.c index dc0e16a0f3..73f899d139 100644 --- a/src/ov_SC06_033/ov_SC06_033_jr_801380E0.c +++ b/src/ov_SC06_033/ov_SC06_033_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC07_000/ov_SC07_000_jr_801380E0.c b/src/ov_SC07_000/ov_SC07_000_jr_801380E0.c index a9cb44ae9d..34b927233f 100644 --- a/src/ov_SC07_000/ov_SC07_000_jr_801380E0.c +++ b/src/ov_SC07_000/ov_SC07_000_jr_801380E0.c @@ -1098,11 +1098,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1112,11 +1108,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC07_001/ov_SC07_001_jr_801380E0.c b/src/ov_SC07_001/ov_SC07_001_jr_801380E0.c index f6c393521a..89b50b7ba4 100644 --- a/src/ov_SC07_001/ov_SC07_001_jr_801380E0.c +++ b/src/ov_SC07_001/ov_SC07_001_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC07_002/ov_SC07_002_jr_801380E0.c b/src/ov_SC07_002/ov_SC07_002_jr_801380E0.c index f9a893e3ee..bd6f6a7aa2 100644 --- a/src/ov_SC07_002/ov_SC07_002_jr_801380E0.c +++ b/src/ov_SC07_002/ov_SC07_002_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC07_006/ov_SC07_006_jr_801380E0.c b/src/ov_SC07_006/ov_SC07_006_jr_801380E0.c index ae77d2c36e..dc58625a6a 100644 --- a/src/ov_SC07_006/ov_SC07_006_jr_801380E0.c +++ b/src/ov_SC07_006/ov_SC07_006_jr_801380E0.c @@ -1393,11 +1393,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1407,11 +1403,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC07_007/ov_SC07_007_jr_801380E0.c b/src/ov_SC07_007/ov_SC07_007_jr_801380E0.c index 4cc230fcb2..80605913d4 100644 --- a/src/ov_SC07_007/ov_SC07_007_jr_801380E0.c +++ b/src/ov_SC07_007/ov_SC07_007_jr_801380E0.c @@ -1100,11 +1100,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1114,11 +1110,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC07_008/ov_SC07_008_jr_801380E0.c b/src/ov_SC07_008/ov_SC07_008_jr_801380E0.c index ca8a62ecdd..5a63ffa2ec 100644 --- a/src/ov_SC07_008/ov_SC07_008_jr_801380E0.c +++ b/src/ov_SC07_008/ov_SC07_008_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC07_009/ov_SC07_009_jr_801380E0.c b/src/ov_SC07_009/ov_SC07_009_jr_801380E0.c index 2018db26a8..046deed531 100644 --- a/src/ov_SC07_009/ov_SC07_009_jr_801380E0.c +++ b/src/ov_SC07_009/ov_SC07_009_jr_801380E0.c @@ -1097,11 +1097,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1111,11 +1107,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC07_010/ov_SC07_010_jr_801380E0.c b/src/ov_SC07_010/ov_SC07_010_jr_801380E0.c index dc7d6716db..7d12dd6a2f 100644 --- a/src/ov_SC07_010/ov_SC07_010_jr_801380E0.c +++ b/src/ov_SC07_010/ov_SC07_010_jr_801380E0.c @@ -1103,11 +1103,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1117,11 +1113,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/ov_SC07_011/ov_SC07_011_jr_801380E0.c b/src/ov_SC07_011/ov_SC07_011_jr_801380E0.c index d9031b8e52..c29963522f 100644 --- a/src/ov_SC07_011/ov_SC07_011_jr_801380E0.c +++ b/src/ov_SC07_011/ov_SC07_011_jr_801380E0.c @@ -1100,11 +1100,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -1114,11 +1110,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/shared/ov/func_8012EC04.h b/src/shared/ov/func_8012EC04.h index a3de97f1a0..647acbcb98 100644 --- a/src/shared/ov/func_8012EC04.h +++ b/src/shared/ov/func_8012EC04.h @@ -41,43 +41,23 @@ void func_8012EC04(s32 param_1, s32 param_2, s32 *param_3) /* --- GTE tail --- */ /* gte_SetRotMatrix(M) */ M = *(s32 *)(param_1 + 0x20) + 0x34; - __asm__ __volatile__( - "lw $12, 0(%0)\n" "lw $13, 4(%0)\n" - "ctc2 $12, $0\n" "ctc2 $13, $1\n" - "lw $12, 8(%0)\n" "lw $13, 12(%0)\n" "lw $14, 16(%0)\n" - "ctc2 $12, $2\n" "ctc2 $13, $3\n" "ctc2 $14, $4\n" : : "r"(M) : "$12", "$13", "$14" ); + gte_SetRotMatrix(M); /* column 0: param_3 in place */ - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"((s32)param_3) : "$12", "$13", "$14" ); + gte_ldclmv((s32)param_3); gte_rtir(); gte_stclmv((s32)param_3); /* column 1: param_3 + 2 */ c = (s32)param_3 + 2; - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"(c) : "$12", "$13", "$14" ); + gte_ldclmv(c); gte_rtir(); gte_stclmv(c); /* column 2: param_3 + 4 */ c = (s32)param_3 + 4; - __asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"(c) : "$12", "$13", "$14" ); + gte_ldclmv(c); gte_rtir(); gte_stclmv(c); /* gte_SetTransMatrix(M) — M reloaded */ M = *(s32 *)(param_1 + 0x20) + 0x34; - __asm__ __volatile__( - "lw $12, 20(%0)\n" "lw $13, 24(%0)\n" - "ctc2 $12, $5\n" "lw $14, 28(%0)\n" - "ctc2 $13, $6\n" "ctc2 $14, $7\n" : : "r"(M) : "$12", "$13", "$14" ); + gte_SetTransMatrix(M); /* gte_ldlv0(param_3->t) ; gte_rt() ; gte_stlvnl(param_3->t) */ c = (s32)param_3 + 0x14; - __asm__ __volatile__( - "lhu $13, 4(%0)\n" "lhu $12, 0(%0)\n" - "sll $13, $13, 16\n" "or $12, $12, $13\n" - "mtc2 $12, $0\n" "lwc2 $1, 8(%0)\n" - "nop\n" "nop\n" "mvmva 1, 0, 0, 0, 0\n" : : "r"(c) : "$12", "$13" ); + gte_ldlv0(c); gte_rtv0tr(); gte_stlvnl(c); } diff --git a/src/shared/ov/func_80132784.h b/src/shared/ov/func_80132784.h index 2eace5d60b..9afe23b7c4 100644 --- a/src/shared/ov/func_80132784.h +++ b/src/shared/ov/func_80132784.h @@ -69,35 +69,15 @@ void func_80132784(s32 a0, s32 a1, u32 a2) *((s32 *) (buf + 0x8C)) = (s32) (*((s8 *) (((s32) pu) + 5))); } { -__asm__ __volatile__( - "lw $12, 0(%0)\n" "lw $13, 4(%0)\n" - "ctc2 $12, $0\n" "ctc2 $13, $1\n" - "lw $12, 8(%0)\n" "lw $13, 12(%0)\n" "lw $14, 16(%0)\n" - "ctc2 $12, $2\n" "ctc2 $13, $3\n" "ctc2 $14, $4\n" : : "r"((s32 *)(buf + 0x50)) : "$12", "$13", "$14" ); -__asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"((s16 *)(buf + 0x70)) : "$12", "$13", "$14" ); +gte_SetRotMatrix((s32 *)(buf + 0x50)); +gte_ldclmv((s16 *)(buf + 0x70)); gte_rtir(); gte_stclmv((s16 *)(buf + 0x90)); -__asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"((s16 *)(buf + 0x72)) : "$12", "$13", "$14" ); +gte_ldclmv((s16 *)(buf + 0x72)); gte_rtir(); gte_stclmv((s16 *)(buf + 0x92)); -__asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"((s16 *)(buf + 0x74)) : "$12", "$13", "$14" ); +gte_ldclmv((s16 *)(buf + 0x74)); gte_rtir(); gte_stclmv((s16 *)(buf + 0x94)); -__asm__ __volatile__( - "lw $12, 20(%0)\n" "lw $13, 24(%0)\n" - "ctc2 $12, $5\n" "lw $14, 28(%0)\n" - "ctc2 $13, $6\n" "ctc2 $14, $7\n" : : "r"((s32 *)(buf + 0x50)) : "$12", "$13", "$14" ); -__asm__ __volatile__( - "lhu $13, 4(%0)\n" "lhu $12, 0(%0)\n" - "sll $13, $13, 16\n" "or $12, $12, $13\n" - "mtc2 $12, $0\n" "lwc2 $1, 8(%0)\n" - "nop\n" "nop\n" "mvmva 1, 0, 0, 0, 0\n" : : "r"((s16 *)(buf + 0x84)) : "$12", "$13" ); +gte_SetTransMatrix((s32 *)(buf + 0x50)); +gte_ldlv0((s16 *)(buf + 0x84)); gte_rtv0tr(); gte_stlvnl((s32 *)(buf + 0xA4)); } s6 = *((s32 *) (s7 + 0x20)); @@ -112,35 +92,15 @@ gte_stlvnl((s32 *)(buf + 0xA4)); *((s16 *) (s6 + 0xC)) = sVar1; *((s32 *) (buf + 0x8C)) = (s32) sVar1; { -__asm__ __volatile__( - "lw $12, 0(%0)\n" "lw $13, 4(%0)\n" - "ctc2 $12, $0\n" "ctc2 $13, $1\n" - "lw $12, 8(%0)\n" "lw $13, 12(%0)\n" "lw $14, 16(%0)\n" - "ctc2 $12, $2\n" "ctc2 $13, $3\n" "ctc2 $14, $4\n" : : "r"((s32 *)(buf + 0x90)) : "$12", "$13", "$14" ); -__asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"((s16 *)(buf + 0x70)) : "$12", "$13", "$14" ); +gte_SetRotMatrix((s32 *)(buf + 0x90)); +gte_ldclmv((s16 *)(buf + 0x70)); gte_rtir(); gte_stclmv((s16 *)(buf + 0x50)); -__asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"((s16 *)(buf + 0x72)) : "$12", "$13", "$14" ); +gte_ldclmv((s16 *)(buf + 0x72)); gte_rtir(); gte_stclmv((s16 *)(buf + 0x52)); -__asm__ __volatile__( - "lhu $12, 0(%0)\n" "lhu $13, 6(%0)\n" "lhu $14, 12(%0)\n" - "mtc2 $12, $9\n" "mtc2 $13, $10\n" "mtc2 $14, $11\n" - "nop\n" "nop\n" "mvmva 1, 0, 3, 3, 0\n" : : "r"((s16 *)(buf + 0x74)) : "$12", "$13", "$14" ); +gte_ldclmv((s16 *)(buf + 0x74)); gte_rtir(); gte_stclmv((s16 *)(buf + 0x54)); -__asm__ __volatile__( - "lw $12, 20(%0)\n" "lw $13, 24(%0)\n" - "ctc2 $12, $5\n" "lw $14, 28(%0)\n" - "ctc2 $13, $6\n" "ctc2 $14, $7\n" : : "r"((s32 *)(buf + 0x90)) : "$12", "$13", "$14" ); -__asm__ __volatile__( - "lhu $13, 4(%0)\n" "lhu $12, 0(%0)\n" - "sll $13, $13, 16\n" "or $12, $12, $13\n" - "mtc2 $12, $0\n" "lwc2 $1, 8(%0)\n" - "nop\n" "nop\n" "mvmva 1, 0, 0, 0, 0\n" : : "r"((s16 *)(buf + 0x84)) : "$12", "$13" ); +gte_SetTransMatrix((s32 *)(buf + 0x90)); +gte_ldlv0((s16 *)(buf + 0x84)); gte_rtv0tr(); gte_stlvnl((s32 *)(buf + 0x64)); } *((Blk16 *) (s6 + 0x34)) = *((Blk16 *) (buf + 0x50)); diff --git a/src/shared/ov/func_8013AA24.h b/src/shared/ov/func_8013AA24.h index 91ff688ff5..c87651f282 100644 --- a/src/shared/ov/func_8013AA24.h +++ b/src/shared/ov/func_8013AA24.h @@ -26,24 +26,7 @@ void func_8013AA24(s32 a0, s32 a1) { *(s32 *)(buf + 0x1C) = 0; /* 0x2C */ { s32 *p = (s32 *)(buf + 0x00); - __asm__ __volatile__( // !FAKE: gte direct — clobbers beyond Sony's macro (a scheduling steer; P36 T5 t5_remark3) - "lw $12, 0(%0)\n" - "lw $13, 4(%0)\n" - "ctc2 $12, $0\n" - "ctc2 $13, $1\n" - "lw $12, 8(%0)\n" - "lw $13, 12(%0)\n" - "lw $14, 16(%0)\n" - "ctc2 $12, $2\n" - "ctc2 $13, $3\n" - "ctc2 $14, $4\n" - "lw $12, 20(%0)\n" - "lw $13, 24(%0)\n" - "ctc2 $12, $5\n" - "lw $14, 28(%0)\n" - "ctc2 $13, $6\n" - "ctc2 $14, $7\n" - : : "r"(p) : "$12", "$13", "$14", "memory"); + gte_SetRotTransMatrix_m(p); // !FAKE: gte via gte_SetRotTransMatrix_m — clobbers memory vs Sony's (a scheduling steer; 3.39 T7.1 t8_gte1, instrument tools/gte_consolidate.py) } func_8013AD38((void *)(s0 + 8), *(s16 *)(s0 + 0xC), buf + 0x20, buf + 0xA0); func_8013B204(s2, s0); diff --git a/src/shared/ov/func_8013AB54.h b/src/shared/ov/func_8013AB54.h index 4ca94f589a..111cc077e1 100644 --- a/src/shared/ov/func_8013AB54.h +++ b/src/shared/ov/func_8013AB54.h @@ -39,24 +39,7 @@ s32 func_8013AB54(s32 a0, s32 a1, s32 a2, s32 a3) { *(s32 *)(buf + 0xDC) = 0; /* 0xEC */ { s32 *p = (s32 *)(buf + 0xC0); - __asm__ __volatile__( // !FAKE: gte direct — clobbers beyond Sony's macro (a scheduling steer; P36 T5 t5_remark3) - "lw $12, 0(%0)\n" - "lw $13, 4(%0)\n" - "ctc2 $12, $0\n" - "ctc2 $13, $1\n" - "lw $12, 8(%0)\n" - "lw $13, 12(%0)\n" - "lw $14, 16(%0)\n" - "ctc2 $12, $2\n" - "ctc2 $13, $3\n" - "ctc2 $14, $4\n" - "lw $12, 20(%0)\n" - "lw $13, 24(%0)\n" - "ctc2 $12, $5\n" - "lw $14, 28(%0)\n" - "ctc2 $13, $6\n" - "ctc2 $14, $7\n" - : : "r"(p) : "$12", "$13", "$14", "memory"); + gte_SetRotTransMatrix_m(p); // !FAKE: gte via gte_SetRotTransMatrix_m — clobbers memory vs Sony's (a scheduling steer; 3.39 T7.1 t8_gte1, instrument tools/gte_consolidate.py) } func_8013AD38(buf + 0xE0, 0, buf + 0x00, buf + 0x80); D_800A5E60 = a0; diff --git a/src/shared/ov/func_8013B274__28562738.h b/src/shared/ov/func_8013B274__28562738.h index 172e1d457f..d1db4bf443 100644 --- a/src/shared/ov/func_8013B274__28562738.h +++ b/src/shared/ov/func_8013B274__28562738.h @@ -48,11 +48,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -62,11 +58,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8); diff --git a/src/shared/ov/func_8013B274__9e44db0b.h b/src/shared/ov/func_8013B274__9e44db0b.h index 3ba4562915..1faffbc3a9 100644 --- a/src/shared/ov/func_8013B274__9e44db0b.h +++ b/src/shared/ov/func_8013B274__9e44db0b.h @@ -48,11 +48,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) } *(s16 *)((u8 *)L + 2) = D_800D45F6; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 0, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0tr(); gte_stlvnl((u8 *)L + 8); if (((s16*)a2)[1] > 0) @@ -62,11 +58,7 @@ void func_8013B274(s32 a0, s32 a1, void *a2) *(s16 *)L = 9; *(s16 *)((u8 *)L + 2) = 9; - __asm__ __volatile__( - "lwc2 $0, 0(%0)\n" - "lwc2 $1, 4(%0)\n" - "nop\n" "nop\n" - "mvmva 1, 0, 0, 3, 0\n" : : "r"(L) ); + gte_ldv0(L); gte_rtv0(); gte_stlvnl((u8 *)L + 0x18); *(s16 *)(p + 8) = *(s32 *)((u8 *)L + 8);