mirror/BFM-decomp
1
0
Fork 0
mirror of https://github.com/Druthulu/BFM-decomp synced 2026-09-27 05:56:00 -04:00
Code Issues Packages Projects Releases Wiki Activity
Files
b0991694302388ea16a799d78eed115b68a2131b
BFM-decomp/docs/progress.fleet.md
T
Drew T 8fa29f2dda feat(phase-25): T7 F-band wave 3 part 2 — corrected rtu_match fan-out, 7/9 cracked + 266 swept; fleet 73.89->73.97%, R22 136/136 
- NEW tools/rtu_match.py: real-TU-faithful, PARALLEL-SAFE per-fn match check. Compiles the WHOLE
  split TU (candidate spliced, INCLUDE_ASM neutralized via -DINCLUDE_ASM(a,b)= + -Isrc/<source>)
  in a per-fn temp dir -> no asm/, no shared overlay build. Closes match_one's isolation blind
  spot (in-TU decl/global-type/memcpy-builtin drift) so a MATCH HOLDS at the whole-binary gate.
- Corrected Ultracode fan-out (wf_80762f2c-822, 9 xHigh workers): 7/9 real-TU MATCH -> all 7
  banked byte-identical (individual + combined d19c9580), ZERO drift (vs wave-2's ~50% attrition).
  Banked: func_8012FCC4 func_80133AB0 func_80134A74 func_80136824 func_8014DD8C func_80168828
  func_8016C188. func_8012FCC4's "irreducible" delay-slot was a wrong-callee-arity bug.
- Swept x134: 266 siblings banked / 266 failed (the 2 //@EDIT families func_80133AB0/80136824
  can't per-sibling-reconcile via family_sweep -> backlog: a --edit-remap enhancement). Batch =
  7 exemplars + 266 = 273 fns.
- func_8014DD8C: engine_core.h DEFINE_func_8014D790 extern void->s32 flip (byte-neutral fleet-wide,
  caller discards return) -- R22-confirmed neutral across all 136.
- 7 durable levers -> cookbook §42c (callee-arity delay-slot, pointer-global *(T**)&, array-decay
  CSE, §17 zero-reg copy, void->s32, register-arg capture, free-floating load hoist). rtu_match -> SETUP §6.
- 2 DIFF -> permuter (func_801670E4 70->48, func_80185BA4 c=65), seeds .run/crack3/wave3/.
- R22 clean-fleet 136/136 BYTE-IDENTICAL from a fully clean tree; NON_MATCHING 7 (0 in default build, G4).
2026-07-10 17:23:20 -06:00

8.2 KiB
Raw Blame History

BFM FLEET matching progress (generated by tools/progress.py --fleet — authoritative)

136 binaries: main + resident + 134 location overlays. DETERMINISTIC,

source-derived (committed src/*.c + config/dedup.us.yaml). Live byte gate: make check-all;

cross-binary collapsible-byte leverage: docs/duplicates.cross.md.

FLEET REAL substantive : 253152 (of which dedup-shared 223275 via 1813 groups / 223725 instances) FLEET LINKED PsyQ objs : 959 FLEET byte-identical : 254681 / 344306 = 73.97% (REAL+LINKED+empties) FLEET NON_MATCHING : 7 (0 in any default build — G4) FLEET INCLUDE_ASM stubs : 89618 FLEET matchable : 344306

binary REAL shared LINKED byte-ident matchable byte-ident %
main 54 2 959 1055 2096 50.3%
resident 123 0 0 125 146 85.6%
ov_SC01_000 1882 1669 0 1882 2407 78.2%
ov_SC01_001 1879 1669 0 1881 2471 76.1%
ov_SC01_004 1872 1660 0 1873 2418 77.5%
ov_SC01_005 1896 1682 0 1896 2508 75.6%
ov_SC01_006 1895 1682 0 1895 2508 75.6%
ov_SC01_008 1873 1660 0 1875 2430 77.2%
ov_SC01_009 1893 1661 0 1894 2512 75.4%
ov_SC01_074 1873 1661 0 1875 2429 77.2%
ov_SC01_077 2278 1624 0 2280 2586 88.2%
ov_SC01_080 1891 1664 0 1891 2517 75.1%
ov_SC01_084 1894 1664 0 1899 2583 73.5%
ov_SC02_000 1911 1699 0 1911 2688 71.1%
ov_SC02_003 1911 1699 0 1911 2688 71.1%
ov_SC02_004 1877 1664 0 1877 2405 78.0%
ov_SC02_005 1936 1660 0 1946 2932 66.4%
ov_SC02_011 1917 1667 0 1928 2898 66.5%
ov_SC02_015 1878 1666 0 1878 2418 77.7%
ov_SC02_016 1882 1666 0 1885 2550 73.9%
ov_SC02_017 1901 1666 0 1909 2737 69.7%
ov_SC02_021 1881 1666 0 1881 2441 77.1%
ov_SC02_026 1885 1664 0 1891 2577 73.4%
ov_SC02_027 1894 1664 0 1903 2697 70.6%
ov_SC02_028 1902 1664 0 1912 2706 70.7%
ov_SC02_031 1892 1665 0 1897 2567 73.9%
ov_SC02_035 1883 1664 0 1886 2525 74.7%
ov_SC02_039 1874 1664 0 1874 2420 77.4%
ov_SC02_041 1881 1664 0 1884 2565 73.5%
ov_SC03_001 1934 1665 0 1951 2874 67.9%
ov_SC03_002 1900 1669 0 1915 2636 72.6%
ov_SC03_003 1872 1664 0 1873 2427 77.2%
ov_SC03_006 1913 1670 0 1922 2772 69.3%
ov_SC03_007 1888 1664 0 1892 2628 72.0%
ov_SC03_010 1882 1664 0 1882 2474 76.1%
ov_SC03_011 1878 1664 0 1884 2532 74.4%
ov_SC03_012 1873 1664 0 1874 2410 77.8%
ov_SC03_013 1881 1664 0 1881 2497 75.3%
ov_SC03_014 1903 1689 0 1903 2690 70.7%
ov_SC03_015 1909 1689 0 1909 2690 71.0%
ov_SC03_023 1875 1664 0 1876 2439 76.9%
ov_SC03_024 1905 1669 0 1912 2646 72.3%
ov_SC03_028 1896 1664 0 1900 2669 71.2%
ov_SC03_029 1882 1666 0 1892 2649 71.4%
ov_SC03_030 1883 1668 0 1885 2500 75.4%
ov_SC03_031 1877 1664 0 1881 2519 74.7%
ov_SC03_089 1887 1664 0 1894 2586 73.2%
ov_SC03_090 1888 1664 0 1896 2630 72.1%
ov_SC03_091 1887 1664 0 1895 2645 71.6%
ov_SC03_092 1887 1664 0 1899 2592 73.3%
ov_SC03_093 1884 1664 0 1888 2568 73.5%
ov_SC03_094 1878 1664 0 1884 2581 73.0%
ov_SC03_095 1876 1664 0 1879 2479 75.8%
ov_SC03_096 1879 1664 0 1882 2470 76.2%
ov_SC03_097 1883 1664 0 1890 2608 72.5%
ov_SC03_098 1879 1664 0 1882 2546 73.9%
ov_SC03_099 1876 1664 0 1879 2509 74.9%
ov_SC03_100 1878 1664 0 1882 2544 74.0%
ov_SC03_101 1880 1664 0 1884 2533 74.4%
ov_SC03_102 1880 1664 0 1883 2497 75.4%
ov_SC03_103 1879 1666 0 1882 2515 74.8%
ov_SC03_104 1890 1664 0 1897 2621 72.4%
ov_SC03_105 1884 1664 0 1891 2602 72.7%
ov_SC03_108 1872 1664 0 1872 2448 76.5%
ov_SC03_109 1873 1664 0 1875 2428 77.2%
ov_SC03_110 1875 1664 0 1875 2473 75.8%
ov_SC03_111 1880 1664 0 1883 2515 74.9%
ov_SC03_112 1878 1666 0 1880 2531 74.3%
ov_SC03_113 1875 1666 0 1878 2473 75.9%
ov_SC03_114 1871 1664 0 1873 2419 77.4%
ov_SC03_115 1879 1664 0 1881 2477 75.9%
ov_SC03_116 1877 1664 0 1880 2443 77.0%
ov_SC03_117 1877 1664 0 1883 2562 73.5%
ov_SC03_118 1905 1688 0 1906 2690 70.9%
ov_SC03_119 1900 1688 0 1901 2690 70.7%
ov_SC03_121 1877 1664 0 1880 2464 76.3%
ov_SC03_124 1901 1660 0 1921 2746 70.0%
ov_SC03_125 1883 1664 0 1895 2593 73.1%
ov_SC03_126 1874 1666 0 1874 2427 77.2%
ov_SC04_000 1883 1668 0 1892 2551 74.2%
ov_SC04_002 1887 1664 0 1891 2641 71.6%
ov_SC04_003 1875 1664 0 1879 2507 75.0%
ov_SC04_004 1882 1664 0 1884 2563 73.5%
ov_SC04_005 1884 1664 0 1890 2617 72.2%
ov_SC04_006 1873 1664 0 1875 2458 76.3%
ov_SC04_007 1883 1664 0 1887 2574 73.3%
ov_SC04_008 1873 1664 0 1873 2419 77.4%
ov_SC04_009 1876 1664 0 1879 2445 76.9%
ov_SC04_010 1876 1664 0 1877 2423 77.5%
ov_SC04_011 1899 1664 0 1905 2808 67.8%
ov_SC04_012 1873 1664 0 1874 2424 77.3%
ov_SC04_015 1893 1665 0 1904 2616 72.8%
ov_SC04_016 1871 1664 0 1873 2444 76.6%
ov_SC04_018 1919 1699 0 1919 2862 67.1%
ov_SC04_019 1924 1699 0 1924 2862 67.2%
ov_SC04_020 1886 1664 0 1898 2572 73.8%
ov_SC04_021 1872 1666 0 1872 2427 77.1%
ov_SC05_000 1876 1668 0 1879 2426 77.5%
ov_SC05_001 1876 1664 0 1881 2579 72.9%
ov_SC05_002 1873 1664 0 1876 2447 76.7%
ov_SC05_003 1874 1664 0 1875 2486 75.4%
ov_SC05_004 1874 1664 0 1876 2469 76.0%
ov_SC05_005 1875 1664 0 1876 2496 75.2%
ov_SC05_006 1872 1664 0 1872 2434 76.9%
ov_SC05_007 1877 1664 0 1882 2487 75.7%
ov_SC05_008 1897 1664 0 1899 2548 74.5%
ov_SC05_009 1877 1664 0 1881 2442 77.0%
ov_SC05_010 1885 1664 0 1889 2593 72.8%
ov_SC05_011 1872 1664 0 1873 2413 77.6%
ov_SC05_017 1904 1661 0 1915 2847 67.3%
ov_SC05_018 1895 1664 0 1908 2678 71.2%
ov_SC05_019 1873 1666 0 1873 2427 77.2%
ov_SC06_000 1907 1673 0 1910 2696 70.8%
ov_SC06_006 1880 1664 0 1881 2516 74.8%
ov_SC06_008 1885 1666 0 1891 2546 74.3%
ov_SC06_010 1884 1664 0 1889 2522 74.9%
ov_SC06_011 1876 1664 0 1880 2473 76.0%
ov_SC06_013 1875 1664 0 1876 2429 77.2%
ov_SC06_014 1877 1664 0 1879 2457 76.5%
ov_SC06_015 1874 1664 0 1874 2425 77.3%
ov_SC06_016 1885 1664 0 1887 2554 73.9%
ov_SC06_018 1884 1667 0 1891 2670 70.8%
ov_SC06_020 1878 1666 0 1879 2523 74.5%
ov_SC06_022 1884 1664 0 1892 2647 71.5%
ov_SC06_024 1889 1664 0 1895 2672 70.9%
ov_SC06_025 1882 1664 0 1887 2577 73.2%
ov_SC06_027 1870 1664 0 1871 2412 77.6%
ov_SC06_029 1898 1664 0 1910 2667 71.6%
ov_SC06_030 1876 1664 0 1876 2461 76.2%
ov_SC06_032 1877 1665 0 1884 2663 70.7%
ov_SC06_033 1885 1665 0 1892 2636 71.8%
ov_SC07_000 1888 1668 0 1890 2526 74.8%
ov_SC07_001 1877 1664 0 1879 2459 76.4%
ov_SC07_002 1891 1664 0 1895 2584 73.3%
ov_SC07_008 1871 1664 0 1871 2390 78.3%
ov_SC07_009 1879 1664 0 1881 2434 77.3%
Reference in New Issue View Git Blame Copy Permalink