mirror/dusklight
1
0
Fork 0
mirror of https://github.com/TwilitRealm/dusklight synced 2026-07-12 05:28:43 -04:00
Code Issues Packages Projects Releases Wiki Activity

split f_op_scene_iter, f_op_scene_pause, f_op_scene_tag

Browse Source
This commit is contained in:
Pheenoh
2021-02-15 15:48:48 -05:00
parent 90d7cb9e6f
commit 4e46f4fc18
28 changed files with 583 additions and 156 deletions
Download Patch File Download Diff File Expand all files Collapse all files
asm/f/op/scene/f_op_scene_iter.s
-25
View File
@@ -1,25 +0,0 @@
.include "macros.inc"
.section .text, "ax" # 8001ec74
.global fopScnIt_Judge
fopScnIt_Judge:
/* 8001EC74 0001BBB4 94 21 FF F0 */ stwu r1, -0x10(r1)
/* 8001EC78 0001BBB8 7C 08 02 A6 */ mflr r0
/* 8001EC7C 0001BBBC 90 01 00 14 */ stw r0, 0x14(r1)
/* 8001EC80 0001BBC0 90 61 00 08 */ stw r3, 8(r1)
/* 8001EC84 0001BBC4 90 81 00 0C */ stw r4, 0xc(r1)
/* 8001EC88 0001BBC8 3C 60 80 3A */ lis r3, lbl_803A3918@ha
/* 8001EC8C 0001BBCC 38 63 39 18 */ addi r3, r3, lbl_803A3918@l
.global cTgIt_JudgeFilter
/* 8001EC90 0001BBD0 3C 80 80 26 */ lis r4, cTgIt_JudgeFilter@ha
.global cTgIt_JudgeFilter
/* 8001EC94 0001BBD4 38 84 6A B0 */ addi r4, r4, cTgIt_JudgeFilter@l
/* 8001EC98 0001BBD8 38 A1 00 08 */ addi r5, r1, 8
/* 8001EC9C 0001BBDC 48 24 73 FD */ bl cLsIt_Judge
/* 8001ECA0 0001BBE0 80 01 00 14 */ lwz r0, 0x14(r1)
/* 8001ECA4 0001BBE4 7C 08 03 A6 */ mtlr r0
/* 8001ECA8 0001BBE8 38 21 00 10 */ addi r1, r1, 0x10
/* 8001ECAC 0001BBEC 4E 80 00 20 */ blr
asm/f/op/scene/f_op_scene_pause.s
-83
View File
@@ -1,83 +0,0 @@
.include "macros.inc"
.section .text, "ax" # 80020548
.global fopScnPause_Enable__FP11scene_class
fopScnPause_Enable__FP11scene_class:
/* 80020548 0001D488 94 21 FF F0 */ stwu r1, -0x10(r1)
/* 8002054C 0001D48C 7C 08 02 A6 */ mflr r0
/* 80020550 0001D490 90 01 00 14 */ stw r0, 0x14(r1)
/* 80020554 0001D494 93 E1 00 0C */ stw r31, 0xc(r1)
/* 80020558 0001D498 7C 7F 1B 79 */ or. r31, r3, r3
/* 8002055C 0001D49C 41 82 00 20 */ beq lbl_8002057C
/* 80020560 0001D4A0 38 80 00 01 */ li r4, 1
/* 80020564 0001D4A4 48 00 1E 09 */ bl fpcM_PauseEnable
/* 80020568 0001D4A8 7F E3 FB 78 */ mr r3, r31
/* 8002056C 0001D4AC 38 80 00 02 */ li r4, 2
/* 80020570 0001D4B0 48 00 1D FD */ bl fpcM_PauseEnable
/* 80020574 0001D4B4 38 60 00 01 */ li r3, 1
/* 80020578 0001D4B8 48 00 00 08 */ b lbl_80020580
lbl_8002057C:
/* 8002057C 0001D4BC 38 60 00 00 */ li r3, 0
lbl_80020580:
/* 80020580 0001D4C0 83 E1 00 0C */ lwz r31, 0xc(r1)
/* 80020584 0001D4C4 80 01 00 14 */ lwz r0, 0x14(r1)
/* 80020588 0001D4C8 7C 08 03 A6 */ mtlr r0
/* 8002058C 0001D4CC 38 21 00 10 */ addi r1, r1, 0x10
/* 80020590 0001D4D0 4E 80 00 20 */ blr
.global fopScnPause_Disable__FP11scene_class
fopScnPause_Disable__FP11scene_class:
/* 80020594 0001D4D4 94 21 FF F0 */ stwu r1, -0x10(r1)
/* 80020598 0001D4D8 7C 08 02 A6 */ mflr r0
/* 8002059C 0001D4DC 90 01 00 14 */ stw r0, 0x14(r1)
/* 800205A0 0001D4E0 93 E1 00 0C */ stw r31, 0xc(r1)
/* 800205A4 0001D4E4 93 C1 00 08 */ stw r30, 8(r1)
/* 800205A8 0001D4E8 7C 7E 1B 79 */ or. r30, r3, r3
/* 800205AC 0001D4EC 41 82 00 84 */ beq lbl_80020630
/* 800205B0 0001D4F0 80 9E 00 2C */ lwz r4, 0x2c(r30)
/* 800205B4 0001D4F4 83 E4 00 18 */ lwz r31, 0x18(r4)
/* 800205B8 0001D4F8 28 1F 00 00 */ cmplwi r31, 0
/* 800205BC 0001D4FC 40 82 00 1C */ bne lbl_800205D8
/* 800205C0 0001D500 38 80 00 01 */ li r4, 1
/* 800205C4 0001D504 48 00 1D CD */ bl fpcM_PauseDisable
/* 800205C8 0001D508 7F C3 F3 78 */ mr r3, r30
/* 800205CC 0001D50C 38 80 00 02 */ li r4, 2
/* 800205D0 0001D510 48 00 1D C1 */ bl fpcM_PauseDisable
/* 800205D4 0001D514 48 00 00 54 */ b lbl_80020628
lbl_800205D8:
/* 800205D8 0001D518 80 7F 00 04 */ lwz r3, 4(r31)
/* 800205DC 0001D51C 48 00 0D C1 */ bl fpcEx_IsExist
/* 800205E0 0001D520 2C 03 00 01 */ cmpwi r3, 1
/* 800205E4 0001D524 40 82 00 44 */ bne lbl_80020628
/* 800205E8 0001D528 7F E3 FB 78 */ mr r3, r31
/* 800205EC 0001D52C 38 80 00 01 */ li r4, 1
/* 800205F0 0001D530 48 00 1D 59 */ bl fpcM_IsPause
/* 800205F4 0001D534 2C 03 00 00 */ cmpwi r3, 0
/* 800205F8 0001D538 40 82 00 10 */ bne lbl_80020608
/* 800205FC 0001D53C 7F C3 F3 78 */ mr r3, r30
/* 80020600 0001D540 38 80 00 01 */ li r4, 1
/* 80020604 0001D544 48 00 1D 8D */ bl fpcM_PauseDisable
lbl_80020608:
/* 80020608 0001D548 7F E3 FB 78 */ mr r3, r31
/* 8002060C 0001D54C 38 80 00 02 */ li r4, 2
/* 80020610 0001D550 48 00 1D 39 */ bl fpcM_IsPause
/* 80020614 0001D554 2C 03 00 00 */ cmpwi r3, 0
/* 80020618 0001D558 40 82 00 10 */ bne lbl_80020628
/* 8002061C 0001D55C 7F C3 F3 78 */ mr r3, r30
/* 80020620 0001D560 38 80 00 02 */ li r4, 2
/* 80020624 0001D564 48 00 1D 6D */ bl fpcM_PauseDisable
lbl_80020628:
/* 80020628 0001D568 38 60 00 01 */ li r3, 1
/* 8002062C 0001D56C 48 00 00 08 */ b lbl_80020634
lbl_80020630:
/* 80020630 0001D570 38 60 00 00 */ li r3, 0
lbl_80020634:
/* 80020634 0001D574 83 E1 00 0C */ lwz r31, 0xc(r1)
/* 80020638 0001D578 83 C1 00 08 */ lwz r30, 8(r1)
/* 8002063C 0001D57C 80 01 00 14 */ lwz r0, 0x14(r1)
/* 80020640 0001D580 7C 08 03 A6 */ mtlr r0
/* 80020644 0001D584 38 21 00 10 */ addi r1, r1, 0x10
/* 80020648 0001D588 4E 80 00 20 */ blr
asm/f/op/scene/f_op_scene_req.s
+2 -1
View File
@@ -2,7 +2,8 @@
.section .text, "ax" # 8001ee34
.global fopScnRq_phase_ClearOverlap
fopScnRq_phase_ClearOverlap:
/* 8001EE34 0001BD74 94 21 FF F0 */ stwu r1, -0x10(r1)
/* 8001EE38 0001BD78 7C 08 02 A6 */ mflr r0
/* 8001EE3C 0001BD7C 90 01 00 14 */ stw r0, 0x14(r1)
asm/f/op/scene/f_op_scene_tag.s
-40
View File
@@ -1,40 +0,0 @@
.include "macros.inc"
.section .text, "ax" # 8001f13c
.global fopScnTg_QueueTo
fopScnTg_QueueTo:
/* 8001F13C 0001C07C 94 21 FF F0 */ stwu r1, -0x10(r1)
/* 8001F140 0001C080 7C 08 02 A6 */ mflr r0
/* 8001F144 0001C084 90 01 00 14 */ stw r0, 0x14(r1)
/* 8001F148 0001C088 48 24 78 5D */ bl cTg_SingleCut
/* 8001F14C 0001C08C 80 01 00 14 */ lwz r0, 0x14(r1)
/* 8001F150 0001C090 7C 08 03 A6 */ mtlr r0
/* 8001F154 0001C094 38 21 00 10 */ addi r1, r1, 0x10
/* 8001F158 0001C098 4E 80 00 20 */ blr
.global fopScnTg_ToQueue
fopScnTg_ToQueue:
/* 8001F15C 0001C09C 94 21 FF F0 */ stwu r1, -0x10(r1)
/* 8001F160 0001C0A0 7C 08 02 A6 */ mflr r0
/* 8001F164 0001C0A4 90 01 00 14 */ stw r0, 0x14(r1)
/* 8001F168 0001C0A8 7C 64 1B 78 */ mr r4, r3
/* 8001F16C 0001C0AC 3C 60 80 3A */ lis r3, lbl_803A3918@ha
/* 8001F170 0001C0B0 38 63 39 18 */ addi r3, r3, lbl_803A3918@l
/* 8001F174 0001C0B4 48 24 78 71 */ bl cTg_Addition
/* 8001F178 0001C0B8 80 01 00 14 */ lwz r0, 0x14(r1)
/* 8001F17C 0001C0BC 7C 08 03 A6 */ mtlr r0
/* 8001F180 0001C0C0 38 21 00 10 */ addi r1, r1, 0x10
/* 8001F184 0001C0C4 4E 80 00 20 */ blr
.global fopScnTg_Init
fopScnTg_Init:
/* 8001F188 0001C0C8 94 21 FF F0 */ stwu r1, -0x10(r1)
/* 8001F18C 0001C0CC 7C 08 02 A6 */ mflr r0
/* 8001F190 0001C0D0 90 01 00 14 */ stw r0, 0x14(r1)
/* 8001F194 0001C0D4 48 24 78 A1 */ bl cTg_Create
/* 8001F198 0001C0D8 80 01 00 14 */ lwz r0, 0x14(r1)
/* 8001F19C 0001C0DC 7C 08 03 A6 */ mtlr r0
/* 8001F1A0 0001C0E0 38 21 00 10 */ addi r1, r1, 0x10
/* 8001F1A4 0001C0E4 4E 80 00 20 */ blr