mirror/dusklight
1
0
Fork 0
mirror of https://github.com/TwilitRealm/dusklight synced 2026-08-10 02:35:17 -04:00
Code Issues Packages Projects Releases Wiki Activity

adjust gameinfo sizing, rename inline register funcs

Browse Source
This commit is contained in:
Pheenoh
2021-01-02 19:09:04 -05:00
parent 4b9c7e0376
commit cd601606ee
235 changed files with 465 additions and 464 deletions
Download Patch File Download Diff File Expand all files Collapse all files
asm/J3DGraphBase/J3DGD.s
+3 -3
View File
@@ -1301,7 +1301,7 @@ lbl_8030E280:
/* 8030E418 0030B358 90 04 00 08 */ stw r0, 8(r4)
/* 8030E41C 0030B35C 98 C3 00 00 */ stb r6, 0(r3)
/* 8030E420 0030B360 39 61 00 30 */ addi r11, r1, 0x30
/* 8030E424 0030B364 48 05 3D F5 */ bl func_80362218
/* 8030E424 0030B364 48 05 3D F5 */ bl _restgpr_25
/* 8030E428 0030B368 80 01 00 34 */ lwz r0, 0x34(r1)
/* 8030E42C 0030B36C 7C 08 03 A6 */ mtlr r0
/* 8030E430 0030B370 38 21 00 30 */ addi r1, r1, 0x30
@@ -2038,7 +2038,7 @@ J3DGDSetIndTexOrder:
/* 8030EF0C 0030BE4C 7C 08 02 A6 */ mflr r0
/* 8030EF10 0030BE50 90 01 00 34 */ stw r0, 0x34(r1)
/* 8030EF14 0030BE54 39 61 00 30 */ addi r11, r1, 0x30
/* 8030EF18 0030BE58 48 05 32 AD */ bl func_803621C4
/* 8030EF18 0030BE58 48 05 32 AD */ bl _savegpr_23
/* 8030EF1C 0030BE5C 7C 7F 1B 78 */ mr r31, r3
/* 8030EF20 0030BE60 7C 97 23 78 */ mr r23, r4
/* 8030EF24 0030BE64 7C B8 2B 78 */ mr r24, r5
@@ -2273,7 +2273,7 @@ lbl_8030F1E8:
/* 8030F274 0030C1B4 90 04 00 08 */ stw r0, 8(r4)
/* 8030F278 0030C1B8 98 C3 00 00 */ stb r6, 0(r3)
/* 8030F27C 0030C1BC 39 61 00 30 */ addi r11, r1, 0x30
/* 8030F280 0030C1C0 48 05 2F 99 */ bl func_80362218
/* 8030F280 0030C1C0 48 05 2F 99 */ bl _restgpr_25
/* 8030F284 0030C1C4 80 01 00 34 */ lwz r0, 0x34(r1)
/* 8030F288 0030C1C8 7C 08 03 A6 */ mtlr r0
/* 8030F28C 0030C1CC 38 21 00 30 */ addi r1, r1, 0x30
asm/J3DGraphBase/J3DMatBlock.s
+6 -6
View File
@@ -4603,7 +4603,7 @@ lbl_8031B83C:
/* 8031B9E4 00318924 38 A5 00 04 */ addi r5, r5, 4
/* 8031B9E8 00318928 42 00 FE 54 */ bdnz lbl_8031B83C
/* 8031B9EC 0031892C 39 61 00 40 */ addi r11, r1, 0x40
/* 8031B9F0 00318930 48 04 68 29 */ bl func_80362218
/* 8031B9F0 00318930 48 04 68 29 */ bl _restgpr_25
/* 8031B9F4 00318934 80 01 00 44 */ lwz r0, 0x44(r1)
/* 8031B9F8 00318938 7C 08 03 A6 */ mtlr r0
/* 8031B9FC 0031893C 38 21 00 40 */ addi r1, r1, 0x40
@@ -4950,7 +4950,7 @@ lbl_8031BD80:
/* 8031BF2C 00318E6C 38 C6 00 04 */ addi r6, r6, 4
/* 8031BF30 00318E70 42 00 FE 50 */ bdnz lbl_8031BD80
/* 8031BF34 00318E74 39 61 00 40 */ addi r11, r1, 0x40
/* 8031BF38 00318E78 48 04 62 E1 */ bl func_80362218
/* 8031BF38 00318E78 48 04 62 E1 */ bl _restgpr_25
/* 8031BF3C 00318E7C 80 01 00 44 */ lwz r0, 0x44(r1)
/* 8031BF40 00318E80 7C 08 03 A6 */ mtlr r0
/* 8031BF44 00318E84 38 21 00 40 */ addi r1, r1, 0x40
@@ -7093,7 +7093,7 @@ lbl_8031DF78:
/* 8031DF94 0031AED4 7C 9A 00 50 */ subf r4, r26, r0
/* 8031DF98 0031AED8 48 01 D6 45 */ bl DCStoreRange
/* 8031DF9C 0031AEDC 39 61 00 30 */ addi r11, r1, 0x30
/* 8031DFA0 0031AEE0 48 04 42 79 */ bl func_80362218
/* 8031DFA0 0031AEE0 48 04 42 79 */ bl _restgpr_25
/* 8031DFA4 0031AEE4 80 01 00 34 */ lwz r0, 0x34(r1)
/* 8031DFA8 0031AEE8 7C 08 03 A6 */ mtlr r0
/* 8031DFAC 0031AEEC 38 21 00 30 */ addi r1, r1, 0x30
@@ -7152,7 +7152,7 @@ lbl_8031E05C:
/* 8031E078 0031AFB8 7C 9A 00 50 */ subf r4, r26, r0
/* 8031E07C 0031AFBC 48 01 D5 61 */ bl DCStoreRange
/* 8031E080 0031AFC0 39 61 00 30 */ addi r11, r1, 0x30
/* 8031E084 0031AFC4 48 04 41 95 */ bl func_80362218
/* 8031E084 0031AFC4 48 04 41 95 */ bl _restgpr_25
/* 8031E088 0031AFC8 80 01 00 34 */ lwz r0, 0x34(r1)
/* 8031E08C 0031AFCC 7C 08 03 A6 */ mtlr r0
/* 8031E090 0031AFD0 38 21 00 30 */ addi r1, r1, 0x30
@@ -10648,7 +10648,7 @@ lbl_80321558:
/* 80321564 0031E4A4 3B 39 00 04 */ addi r25, r25, 4
/* 80321568 0031E4A8 41 80 FE 88 */ blt lbl_803213F0
/* 8032156C 0031E4AC 39 61 00 60 */ addi r11, r1, 0x60
/* 80321570 0031E4B0 48 04 0C A9 */ bl func_80362218
/* 80321570 0031E4B0 48 04 0C A9 */ bl _restgpr_25
/* 80321574 0031E4B4 80 01 00 64 */ lwz r0, 0x64(r1)
/* 80321578 0031E4B8 7C 08 03 A6 */ mtlr r0
/* 8032157C 0031E4BC 38 21 00 60 */ addi r1, r1, 0x60
@@ -10738,7 +10738,7 @@ lbl_803216AC:
/* 803216B8 0031E5F8 3B 39 00 04 */ addi r25, r25, 4
/* 803216BC 0031E5FC 41 80 FE F8 */ blt lbl_803215B4
/* 803216C0 0031E600 39 61 00 60 */ addi r11, r1, 0x60
/* 803216C4 0031E604 48 04 0B 55 */ bl func_80362218
/* 803216C4 0031E604 48 04 0B 55 */ bl _restgpr_25
/* 803216C8 0031E608 80 01 00 64 */ lwz r0, 0x64(r1)
/* 803216CC 0031E60C 7C 08 03 A6 */ mtlr r0
/* 803216D0 0031E610 38 21 00 60 */ addi r1, r1, 0x60
asm/J3DGraphBase/J3DShapeMtx.s
+3 -3
View File
@@ -509,7 +509,7 @@ lbl_80313804:
/* 8031380C 0031074C 41 80 FD 1C */ blt lbl_80313528
lbl_80313810:
/* 80313810 00310750 39 61 00 E0 */ addi r11, r1, 0xe0
/* 80313814 00310754 48 04 EA 05 */ bl func_80362218
/* 80313814 00310754 48 04 EA 05 */ bl _restgpr_25
/* 80313818 00310758 80 01 00 E4 */ lwz r0, 0xe4(r1)
/* 8031381C 0031075C 7C 08 03 A6 */ mtlr r0
/* 80313820 00310760 38 21 00 E0 */ addi r1, r1, 0xe0
@@ -1007,7 +1007,7 @@ lbl_80313F84:
/* 80313F84 00310EC4 7C 1D F0 00 */ cmpw r29, r30
/* 80313F88 00310EC8 41 80 FF 98 */ blt lbl_80313F20
/* 80313F8C 00310ECC 39 61 00 30 */ addi r11, r1, 0x30
/* 80313F90 00310ED0 48 04 E2 89 */ bl func_80362218
/* 80313F90 00310ED0 48 04 E2 89 */ bl _restgpr_25
/* 80313F94 00310ED4 80 01 00 34 */ lwz r0, 0x34(r1)
/* 80313F98 00310ED8 7C 08 03 A6 */ mtlr r0
/* 80313F9C 00310EDC 38 21 00 30 */ addi r1, r1, 0x30
@@ -1016,7 +1016,7 @@ lbl_80313F84:
/* 80313FA8 00310EE8 7C 08 02 A6 */ mflr r0
/* 80313FAC 00310EEC 90 01 00 54 */ stw r0, 0x54(r1)
/* 80313FB0 00310EF0 39 61 00 50 */ addi r11, r1, 0x50
/* 80313FB4 00310EF4 48 04 E2 0D */ bl func_803621C0
/* 80313FB4 00310EF4 48 04 E2 0D */ bl _savegpr_22
/* 80313FB8 00310EF8 7C 77 1B 78 */ mr r23, r3
/* 80313FBC 00310EFC 3C 60 80 43 */ lis r3, lbl_80434AC8@ha
/* 80313FC0 00310F00 3B 83 4A C8 */ addi r28, r3, lbl_80434AC8@l
asm/J3DGraphBase/J3DSys.s
+1 -1
View File
@@ -200,7 +200,7 @@ lbl_8031009C:
/* 803100A0 0030CFE0 41 80 FF B4 */ blt lbl_80310054
lbl_803100A4:
/* 803100A4 0030CFE4 39 61 00 50 */ addi r11, r1, 0x50
/* 803100A8 0030CFE8 48 05 21 71 */ bl func_80362218
/* 803100A8 0030CFE8 48 05 21 71 */ bl _restgpr_25
/* 803100AC 0030CFEC 80 01 00 54 */ lwz r0, 0x54(r1)
/* 803100B0 0030CFF0 7C 08 03 A6 */ mtlr r0
/* 803100B4 0030CFF4 38 21 00 50 */ addi r1, r1, 0x50