mirror of
https://github.com/TwilitRealm/dusklight
synced 2026-07-01 02:11:44 -04:00
351 lines
15 KiB
ArmAsm
351 lines
15 KiB
ArmAsm
lbl_80370788:
|
|
/* 80370788 94 21 FF 10 */ stwu r1, -0xf0(r1)
|
|
/* 8037078C 7C 08 02 A6 */ mflr r0
|
|
/* 80370790 90 01 00 F4 */ stw r0, 0xf4(r1)
|
|
/* 80370794 BE 81 00 C0 */ stmw r20, 0xc0(r1)
|
|
/* 80370798 7C 9C 23 78 */ mr r28, r4
|
|
/* 8037079C 28 1C 00 21 */ cmplwi r28, 0x21
|
|
/* 803707A0 7C 74 1B 78 */ mr r20, r3
|
|
/* 803707A4 7C BD 2B 78 */ mr r29, r5
|
|
/* 803707A8 7C DE 33 78 */ mr r30, r6
|
|
/* 803707AC 7C FF 3B 78 */ mr r31, r7
|
|
/* 803707B0 40 81 00 0C */ ble lbl_803707BC
|
|
/* 803707B4 38 60 07 01 */ li r3, 0x701
|
|
/* 803707B8 48 00 04 C8 */ b lbl_80370C80
|
|
lbl_803707BC:
|
|
/* 803707BC 3C 60 80 3D */ lis r3, gTRKExceptionStatus@ha /* 0x803D3244@ha */
|
|
/* 803707C0 38 00 00 00 */ li r0, 0
|
|
/* 803707C4 3B 63 32 44 */ addi r27, r3, gTRKExceptionStatus@l /* 0x803D3244@l */
|
|
/* 803707C8 80 7B 00 0C */ lwz r3, 0xc(r27)
|
|
/* 803707CC 80 DB 00 00 */ lwz r6, 0(r27)
|
|
/* 803707D0 80 BB 00 04 */ lwz r5, 4(r27)
|
|
/* 803707D4 80 9B 00 08 */ lwz r4, 8(r27)
|
|
/* 803707D8 90 C1 00 10 */ stw r6, 0x10(r1)
|
|
/* 803707DC 90 A1 00 14 */ stw r5, 0x14(r1)
|
|
/* 803707E0 90 81 00 18 */ stw r4, 0x18(r1)
|
|
/* 803707E4 90 61 00 1C */ stw r3, 0x1c(r1)
|
|
/* 803707E8 98 1B 00 0D */ stb r0, 0xd(r27)
|
|
/* 803707EC 4B FF EE 4D */ bl __TRK_get_MSR
|
|
/* 803707F0 60 63 20 00 */ ori r3, r3, 0x2000
|
|
/* 803707F4 4B FF EE 4D */ bl __TRK_set_MSR
|
|
/* 803707F8 38 00 00 00 */ li r0, 0
|
|
/* 803707FC 7E 95 A3 78 */ mr r21, r20
|
|
/* 80370800 90 1E 00 00 */ stw r0, 0(r30)
|
|
/* 80370804 56 9A A8 14 */ slwi r26, r20, 0x15
|
|
/* 80370808 3B 21 00 98 */ addi r25, r1, 0x98
|
|
/* 8037080C 3B 01 00 48 */ addi r24, r1, 0x48
|
|
/* 80370810 3A E1 00 70 */ addi r23, r1, 0x70
|
|
/* 80370814 3A C1 00 20 */ addi r22, r1, 0x20
|
|
/* 80370818 38 60 00 00 */ li r3, 0
|
|
/* 8037081C 48 00 04 14 */ b lbl_80370C30
|
|
lbl_80370820:
|
|
/* 80370820 2C 1F 00 00 */ cmpwi r31, 0
|
|
/* 80370824 41 82 01 FC */ beq lbl_80370A20
|
|
/* 80370828 3C 60 80 3A */ lis r3, lit_290@ha /* 0x803A2BC0@ha */
|
|
/* 8037082C 28 15 00 20 */ cmplwi r21, 0x20
|
|
/* 80370830 39 83 2B C0 */ addi r12, r3, lit_290@l /* 0x803A2BC0@l */
|
|
/* 80370834 81 6C 00 00 */ lwz r11, 0(r12)
|
|
/* 80370838 81 4C 00 04 */ lwz r10, 4(r12)
|
|
/* 8037083C 81 2C 00 08 */ lwz r9, 8(r12)
|
|
/* 80370840 81 0C 00 0C */ lwz r8, 0xc(r12)
|
|
/* 80370844 80 EC 00 10 */ lwz r7, 0x10(r12)
|
|
/* 80370848 80 CC 00 14 */ lwz r6, 0x14(r12)
|
|
/* 8037084C 80 AC 00 18 */ lwz r5, 0x18(r12)
|
|
/* 80370850 80 8C 00 1C */ lwz r4, 0x1c(r12)
|
|
/* 80370854 80 6C 00 20 */ lwz r3, 0x20(r12)
|
|
/* 80370858 80 0C 00 24 */ lwz r0, 0x24(r12)
|
|
/* 8037085C 91 61 00 98 */ stw r11, 0x98(r1)
|
|
/* 80370860 91 41 00 9C */ stw r10, 0x9c(r1)
|
|
/* 80370864 91 21 00 A0 */ stw r9, 0xa0(r1)
|
|
/* 80370868 91 01 00 A4 */ stw r8, 0xa4(r1)
|
|
/* 8037086C 90 E1 00 A8 */ stw r7, 0xa8(r1)
|
|
/* 80370870 90 C1 00 AC */ stw r6, 0xac(r1)
|
|
/* 80370874 90 A1 00 B0 */ stw r5, 0xb0(r1)
|
|
/* 80370878 90 81 00 B4 */ stw r4, 0xb4(r1)
|
|
/* 8037087C 90 61 00 B8 */ stw r3, 0xb8(r1)
|
|
/* 80370880 90 01 00 BC */ stw r0, 0xbc(r1)
|
|
/* 80370884 40 80 00 4C */ bge lbl_803708D0
|
|
/* 80370888 2C 1F 00 00 */ cmpwi r31, 0
|
|
/* 8037088C 67 40 C8 03 */ oris r0, r26, 0xc803
|
|
/* 80370890 41 82 00 08 */ beq lbl_80370898
|
|
/* 80370894 67 40 D8 03 */ oris r0, r26, 0xd803
|
|
lbl_80370898:
|
|
/* 80370898 3C 60 4E 80 */ lis r3, 0x4E80 /* 0x4E800020@ha */
|
|
/* 8037089C 90 01 00 98 */ stw r0, 0x98(r1)
|
|
/* 803708A0 38 03 00 20 */ addi r0, r3, 0x0020 /* 0x4E800020@l */
|
|
/* 803708A4 7F 23 CB 78 */ mr r3, r25
|
|
/* 803708A8 90 01 00 BC */ stw r0, 0xbc(r1)
|
|
/* 803708AC 38 80 00 28 */ li r4, 0x28
|
|
/* 803708B0 4B FF EC 99 */ bl TRK_flush_cache
|
|
/* 803708B4 3C 60 80 45 */ lis r3, TRKvalue128_temp@ha /* 0x8044F7FC@ha */
|
|
/* 803708B8 39 81 00 98 */ addi r12, r1, 0x98
|
|
/* 803708BC 38 83 F7 FC */ addi r4, r3, TRKvalue128_temp@l /* 0x8044F7FC@l */
|
|
/* 803708C0 38 61 00 08 */ addi r3, r1, 8
|
|
/* 803708C4 7D 89 03 A6 */ mtctr r12
|
|
/* 803708C8 4E 80 04 21 */ bctrl
|
|
/* 803708CC 48 00 01 40 */ b lbl_80370A0C
|
|
lbl_803708D0:
|
|
/* 803708D0 40 82 00 44 */ bne lbl_80370914
|
|
/* 803708D4 2C 1F 00 00 */ cmpwi r31, 0
|
|
/* 803708D8 41 82 00 10 */ beq lbl_803708E8
|
|
/* 803708DC 38 61 00 08 */ addi r3, r1, 8
|
|
/* 803708E0 4B FF F0 ED */ bl ReadFPSCR
|
|
/* 803708E4 48 00 00 0C */ b lbl_803708F0
|
|
lbl_803708E8:
|
|
/* 803708E8 38 61 00 08 */ addi r3, r1, 8
|
|
/* 803708EC 4B FF F1 05 */ bl WriteFPSCR
|
|
lbl_803708F0:
|
|
/* 803708F0 80 81 00 08 */ lwz r4, 8(r1)
|
|
/* 803708F4 38 00 00 00 */ li r0, 0
|
|
/* 803708F8 80 A1 00 0C */ lwz r5, 0xc(r1)
|
|
/* 803708FC 38 60 FF FF */ li r3, -1
|
|
/* 80370900 7C 80 00 38 */ and r0, r4, r0
|
|
/* 80370904 7C A3 18 38 */ and r3, r5, r3
|
|
/* 80370908 90 01 00 08 */ stw r0, 8(r1)
|
|
/* 8037090C 90 61 00 0C */ stw r3, 0xc(r1)
|
|
/* 80370910 48 00 00 FC */ b lbl_80370A0C
|
|
lbl_80370914:
|
|
/* 80370914 28 15 00 21 */ cmplwi r21, 0x21
|
|
/* 80370918 40 82 00 F4 */ bne lbl_80370A0C
|
|
/* 8037091C 2C 1F 00 00 */ cmpwi r31, 0
|
|
/* 80370920 40 82 00 0C */ bne lbl_8037092C
|
|
/* 80370924 80 01 00 0C */ lwz r0, 0xc(r1)
|
|
/* 80370928 90 01 00 08 */ stw r0, 8(r1)
|
|
lbl_8037092C:
|
|
/* 8037092C 3C 60 80 3A */ lis r3, lit_276@ha /* 0x803A2B70@ha */
|
|
/* 80370930 2C 1F 00 00 */ cmpwi r31, 0
|
|
/* 80370934 39 83 2B 70 */ addi r12, r3, lit_276@l /* 0x803A2B70@l */
|
|
/* 80370938 81 6C 00 00 */ lwz r11, 0(r12)
|
|
/* 8037093C 81 4C 00 04 */ lwz r10, 4(r12)
|
|
/* 80370940 81 2C 00 08 */ lwz r9, 8(r12)
|
|
/* 80370944 81 0C 00 0C */ lwz r8, 0xc(r12)
|
|
/* 80370948 80 EC 00 10 */ lwz r7, 0x10(r12)
|
|
/* 8037094C 80 CC 00 14 */ lwz r6, 0x14(r12)
|
|
/* 80370950 80 AC 00 18 */ lwz r5, 0x18(r12)
|
|
/* 80370954 80 8C 00 1C */ lwz r4, 0x1c(r12)
|
|
/* 80370958 80 6C 00 20 */ lwz r3, 0x20(r12)
|
|
/* 8037095C 80 0C 00 24 */ lwz r0, 0x24(r12)
|
|
/* 80370960 91 61 00 48 */ stw r11, 0x48(r1)
|
|
/* 80370964 91 41 00 4C */ stw r10, 0x4c(r1)
|
|
/* 80370968 91 21 00 50 */ stw r9, 0x50(r1)
|
|
/* 8037096C 91 01 00 54 */ stw r8, 0x54(r1)
|
|
/* 80370970 90 E1 00 58 */ stw r7, 0x58(r1)
|
|
/* 80370974 90 C1 00 5C */ stw r6, 0x5c(r1)
|
|
/* 80370978 90 A1 00 60 */ stw r5, 0x60(r1)
|
|
/* 8037097C 90 81 00 64 */ stw r4, 0x64(r1)
|
|
/* 80370980 90 61 00 68 */ stw r3, 0x68(r1)
|
|
/* 80370984 90 01 00 6C */ stw r0, 0x6c(r1)
|
|
/* 80370988 41 82 00 1C */ beq lbl_803709A4
|
|
/* 8037098C 3C 60 7C 9F */ lis r3, 0x7C9F /* 0x7C9EFAA6@ha */
|
|
/* 80370990 3C 00 90 83 */ lis r0, 0x9083
|
|
/* 80370994 38 63 FA A6 */ addi r3, r3, 0xFAA6 /* 0x7C9EFAA6@l */
|
|
/* 80370998 90 01 00 4C */ stw r0, 0x4c(r1)
|
|
/* 8037099C 90 61 00 48 */ stw r3, 0x48(r1)
|
|
/* 803709A0 48 00 00 18 */ b lbl_803709B8
|
|
lbl_803709A4:
|
|
/* 803709A4 3C 60 7C 9F */ lis r3, 0x7C9F /* 0x7C9EFBA6@ha */
|
|
/* 803709A8 3C 80 80 83 */ lis r4, 0x8083
|
|
/* 803709AC 38 03 FB A6 */ addi r0, r3, 0xFBA6 /* 0x7C9EFBA6@l */
|
|
/* 803709B0 90 81 00 48 */ stw r4, 0x48(r1)
|
|
/* 803709B4 90 01 00 4C */ stw r0, 0x4c(r1)
|
|
lbl_803709B8:
|
|
/* 803709B8 3C 80 4E 80 */ lis r4, 0x4E80 /* 0x4E800020@ha */
|
|
/* 803709BC 7F 03 C3 78 */ mr r3, r24
|
|
/* 803709C0 38 04 00 20 */ addi r0, r4, 0x0020 /* 0x4E800020@l */
|
|
/* 803709C4 38 80 00 28 */ li r4, 0x28
|
|
/* 803709C8 90 01 00 6C */ stw r0, 0x6c(r1)
|
|
/* 803709CC 4B FF EB 7D */ bl TRK_flush_cache
|
|
/* 803709D0 3C 60 80 45 */ lis r3, TRKvalue128_temp@ha /* 0x8044F7FC@ha */
|
|
/* 803709D4 39 81 00 48 */ addi r12, r1, 0x48
|
|
/* 803709D8 38 83 F7 FC */ addi r4, r3, TRKvalue128_temp@l /* 0x8044F7FC@l */
|
|
/* 803709DC 38 61 00 08 */ addi r3, r1, 8
|
|
/* 803709E0 7D 89 03 A6 */ mtctr r12
|
|
/* 803709E4 4E 80 04 21 */ bctrl
|
|
/* 803709E8 2C 1F 00 00 */ cmpwi r31, 0
|
|
/* 803709EC 41 82 00 20 */ beq lbl_80370A0C
|
|
/* 803709F0 80 61 00 08 */ lwz r3, 8(r1)
|
|
/* 803709F4 38 80 00 00 */ li r4, 0
|
|
/* 803709F8 38 00 FF FF */ li r0, -1
|
|
/* 803709FC 7C 63 00 38 */ and r3, r3, r0
|
|
/* 80370A00 7C 80 20 38 */ and r0, r4, r4
|
|
/* 80370A04 90 61 00 0C */ stw r3, 0xc(r1)
|
|
/* 80370A08 90 01 00 08 */ stw r0, 8(r1)
|
|
lbl_80370A0C:
|
|
/* 80370A0C 80 A1 00 08 */ lwz r5, 8(r1)
|
|
/* 80370A10 7F A3 EB 78 */ mr r3, r29
|
|
/* 80370A14 80 C1 00 0C */ lwz r6, 0xc(r1)
|
|
/* 80370A18 4B FF C9 D9 */ bl TRKAppendBuffer1_ui64
|
|
/* 80370A1C 48 00 02 00 */ b lbl_80370C1C
|
|
lbl_80370A20:
|
|
/* 80370A20 7F A3 EB 78 */ mr r3, r29
|
|
/* 80370A24 38 81 00 08 */ addi r4, r1, 8
|
|
/* 80370A28 4B FF C7 7D */ bl TRKReadBuffer1_ui64
|
|
/* 80370A2C 3C 60 80 3A */ lis r3, lit_290@ha /* 0x803A2BC0@ha */
|
|
/* 80370A30 28 15 00 20 */ cmplwi r21, 0x20
|
|
/* 80370A34 39 83 2B C0 */ addi r12, r3, lit_290@l /* 0x803A2BC0@l */
|
|
/* 80370A38 3A 80 00 00 */ li r20, 0
|
|
/* 80370A3C 81 6C 00 00 */ lwz r11, 0(r12)
|
|
/* 80370A40 81 4C 00 04 */ lwz r10, 4(r12)
|
|
/* 80370A44 81 2C 00 08 */ lwz r9, 8(r12)
|
|
/* 80370A48 81 0C 00 0C */ lwz r8, 0xc(r12)
|
|
/* 80370A4C 80 EC 00 10 */ lwz r7, 0x10(r12)
|
|
/* 80370A50 80 CC 00 14 */ lwz r6, 0x14(r12)
|
|
/* 80370A54 80 AC 00 18 */ lwz r5, 0x18(r12)
|
|
/* 80370A58 80 8C 00 1C */ lwz r4, 0x1c(r12)
|
|
/* 80370A5C 80 6C 00 20 */ lwz r3, 0x20(r12)
|
|
/* 80370A60 80 0C 00 24 */ lwz r0, 0x24(r12)
|
|
/* 80370A64 91 61 00 70 */ stw r11, 0x70(r1)
|
|
/* 80370A68 91 41 00 74 */ stw r10, 0x74(r1)
|
|
/* 80370A6C 91 21 00 78 */ stw r9, 0x78(r1)
|
|
/* 80370A70 91 01 00 7C */ stw r8, 0x7c(r1)
|
|
/* 80370A74 90 E1 00 80 */ stw r7, 0x80(r1)
|
|
/* 80370A78 90 C1 00 84 */ stw r6, 0x84(r1)
|
|
/* 80370A7C 90 A1 00 88 */ stw r5, 0x88(r1)
|
|
/* 80370A80 90 81 00 8C */ stw r4, 0x8c(r1)
|
|
/* 80370A84 90 61 00 90 */ stw r3, 0x90(r1)
|
|
/* 80370A88 90 01 00 94 */ stw r0, 0x94(r1)
|
|
/* 80370A8C 40 80 00 50 */ bge lbl_80370ADC
|
|
/* 80370A90 2C 1F 00 00 */ cmpwi r31, 0
|
|
/* 80370A94 67 40 C8 03 */ oris r0, r26, 0xc803
|
|
/* 80370A98 41 82 00 08 */ beq lbl_80370AA0
|
|
/* 80370A9C 67 40 D8 03 */ oris r0, r26, 0xd803
|
|
lbl_80370AA0:
|
|
/* 80370AA0 3C 60 4E 80 */ lis r3, 0x4E80 /* 0x4E800020@ha */
|
|
/* 80370AA4 90 01 00 70 */ stw r0, 0x70(r1)
|
|
/* 80370AA8 38 03 00 20 */ addi r0, r3, 0x0020 /* 0x4E800020@l */
|
|
/* 80370AAC 7E E3 BB 78 */ mr r3, r23
|
|
/* 80370AB0 90 01 00 94 */ stw r0, 0x94(r1)
|
|
/* 80370AB4 38 80 00 28 */ li r4, 0x28
|
|
/* 80370AB8 4B FF EA 91 */ bl TRK_flush_cache
|
|
/* 80370ABC 3C 60 80 45 */ lis r3, TRKvalue128_temp@ha /* 0x8044F7FC@ha */
|
|
/* 80370AC0 39 81 00 70 */ addi r12, r1, 0x70
|
|
/* 80370AC4 38 83 F7 FC */ addi r4, r3, TRKvalue128_temp@l /* 0x8044F7FC@l */
|
|
/* 80370AC8 38 61 00 08 */ addi r3, r1, 8
|
|
/* 80370ACC 7D 89 03 A6 */ mtctr r12
|
|
/* 80370AD0 4E 80 04 21 */ bctrl
|
|
/* 80370AD4 3A 80 00 00 */ li r20, 0
|
|
/* 80370AD8 48 00 01 40 */ b lbl_80370C18
|
|
lbl_80370ADC:
|
|
/* 80370ADC 40 82 00 44 */ bne lbl_80370B20
|
|
/* 80370AE0 2C 1F 00 00 */ cmpwi r31, 0
|
|
/* 80370AE4 41 82 00 10 */ beq lbl_80370AF4
|
|
/* 80370AE8 38 61 00 08 */ addi r3, r1, 8
|
|
/* 80370AEC 4B FF EE E1 */ bl ReadFPSCR
|
|
/* 80370AF0 48 00 00 0C */ b lbl_80370AFC
|
|
lbl_80370AF4:
|
|
/* 80370AF4 38 61 00 08 */ addi r3, r1, 8
|
|
/* 80370AF8 4B FF EE F9 */ bl WriteFPSCR
|
|
lbl_80370AFC:
|
|
/* 80370AFC 80 81 00 08 */ lwz r4, 8(r1)
|
|
/* 80370B00 38 00 00 00 */ li r0, 0
|
|
/* 80370B04 80 A1 00 0C */ lwz r5, 0xc(r1)
|
|
/* 80370B08 38 60 FF FF */ li r3, -1
|
|
/* 80370B0C 7C 80 00 38 */ and r0, r4, r0
|
|
/* 80370B10 7C A3 18 38 */ and r3, r5, r3
|
|
/* 80370B14 90 01 00 08 */ stw r0, 8(r1)
|
|
/* 80370B18 90 61 00 0C */ stw r3, 0xc(r1)
|
|
/* 80370B1C 48 00 00 FC */ b lbl_80370C18
|
|
lbl_80370B20:
|
|
/* 80370B20 28 15 00 21 */ cmplwi r21, 0x21
|
|
/* 80370B24 40 82 00 F4 */ bne lbl_80370C18
|
|
/* 80370B28 2C 1F 00 00 */ cmpwi r31, 0
|
|
/* 80370B2C 40 82 00 0C */ bne lbl_80370B38
|
|
/* 80370B30 80 01 00 0C */ lwz r0, 0xc(r1)
|
|
/* 80370B34 90 01 00 08 */ stw r0, 8(r1)
|
|
lbl_80370B38:
|
|
/* 80370B38 3C 60 80 3A */ lis r3, lit_276@ha /* 0x803A2B70@ha */
|
|
/* 80370B3C 2C 1F 00 00 */ cmpwi r31, 0
|
|
/* 80370B40 39 83 2B 70 */ addi r12, r3, lit_276@l /* 0x803A2B70@l */
|
|
/* 80370B44 81 6C 00 00 */ lwz r11, 0(r12)
|
|
/* 80370B48 81 4C 00 04 */ lwz r10, 4(r12)
|
|
/* 80370B4C 81 2C 00 08 */ lwz r9, 8(r12)
|
|
/* 80370B50 81 0C 00 0C */ lwz r8, 0xc(r12)
|
|
/* 80370B54 80 EC 00 10 */ lwz r7, 0x10(r12)
|
|
/* 80370B58 80 CC 00 14 */ lwz r6, 0x14(r12)
|
|
/* 80370B5C 80 AC 00 18 */ lwz r5, 0x18(r12)
|
|
/* 80370B60 80 8C 00 1C */ lwz r4, 0x1c(r12)
|
|
/* 80370B64 80 6C 00 20 */ lwz r3, 0x20(r12)
|
|
/* 80370B68 80 0C 00 24 */ lwz r0, 0x24(r12)
|
|
/* 80370B6C 91 61 00 20 */ stw r11, 0x20(r1)
|
|
/* 80370B70 91 41 00 24 */ stw r10, 0x24(r1)
|
|
/* 80370B74 91 21 00 28 */ stw r9, 0x28(r1)
|
|
/* 80370B78 91 01 00 2C */ stw r8, 0x2c(r1)
|
|
/* 80370B7C 90 E1 00 30 */ stw r7, 0x30(r1)
|
|
/* 80370B80 90 C1 00 34 */ stw r6, 0x34(r1)
|
|
/* 80370B84 90 A1 00 38 */ stw r5, 0x38(r1)
|
|
/* 80370B88 90 81 00 3C */ stw r4, 0x3c(r1)
|
|
/* 80370B8C 90 61 00 40 */ stw r3, 0x40(r1)
|
|
/* 80370B90 90 01 00 44 */ stw r0, 0x44(r1)
|
|
/* 80370B94 41 82 00 1C */ beq lbl_80370BB0
|
|
/* 80370B98 3C 60 7C 9F */ lis r3, 0x7C9F /* 0x7C9EFAA6@ha */
|
|
/* 80370B9C 3C 00 90 83 */ lis r0, 0x9083
|
|
/* 80370BA0 38 63 FA A6 */ addi r3, r3, 0xFAA6 /* 0x7C9EFAA6@l */
|
|
/* 80370BA4 90 01 00 24 */ stw r0, 0x24(r1)
|
|
/* 80370BA8 90 61 00 20 */ stw r3, 0x20(r1)
|
|
/* 80370BAC 48 00 00 18 */ b lbl_80370BC4
|
|
lbl_80370BB0:
|
|
/* 80370BB0 3C 60 7C 9F */ lis r3, 0x7C9F /* 0x7C9EFBA6@ha */
|
|
/* 80370BB4 3C 80 80 83 */ lis r4, 0x8083
|
|
/* 80370BB8 38 03 FB A6 */ addi r0, r3, 0xFBA6 /* 0x7C9EFBA6@l */
|
|
/* 80370BBC 90 81 00 20 */ stw r4, 0x20(r1)
|
|
/* 80370BC0 90 01 00 24 */ stw r0, 0x24(r1)
|
|
lbl_80370BC4:
|
|
/* 80370BC4 3C 80 4E 80 */ lis r4, 0x4E80 /* 0x4E800020@ha */
|
|
/* 80370BC8 7E C3 B3 78 */ mr r3, r22
|
|
/* 80370BCC 38 04 00 20 */ addi r0, r4, 0x0020 /* 0x4E800020@l */
|
|
/* 80370BD0 38 80 00 28 */ li r4, 0x28
|
|
/* 80370BD4 90 01 00 44 */ stw r0, 0x44(r1)
|
|
/* 80370BD8 4B FF E9 71 */ bl TRK_flush_cache
|
|
/* 80370BDC 3C 60 80 45 */ lis r3, TRKvalue128_temp@ha /* 0x8044F7FC@ha */
|
|
/* 80370BE0 39 81 00 20 */ addi r12, r1, 0x20
|
|
/* 80370BE4 38 83 F7 FC */ addi r4, r3, TRKvalue128_temp@l /* 0x8044F7FC@l */
|
|
/* 80370BE8 38 61 00 08 */ addi r3, r1, 8
|
|
/* 80370BEC 7D 89 03 A6 */ mtctr r12
|
|
/* 80370BF0 4E 80 04 21 */ bctrl
|
|
/* 80370BF4 2C 1F 00 00 */ cmpwi r31, 0
|
|
/* 80370BF8 3A 80 00 00 */ li r20, 0
|
|
/* 80370BFC 41 82 00 1C */ beq lbl_80370C18
|
|
/* 80370C00 80 81 00 08 */ lwz r4, 8(r1)
|
|
/* 80370C04 38 60 FF FF */ li r3, -1
|
|
/* 80370C08 7E 80 A0 38 */ and r0, r20, r20
|
|
/* 80370C0C 7C 83 18 38 */ and r3, r4, r3
|
|
/* 80370C10 90 01 00 08 */ stw r0, 8(r1)
|
|
/* 80370C14 90 61 00 0C */ stw r3, 0xc(r1)
|
|
lbl_80370C18:
|
|
/* 80370C18 7E 83 A3 78 */ mr r3, r20
|
|
lbl_80370C1C:
|
|
/* 80370C1C 80 9E 00 00 */ lwz r4, 0(r30)
|
|
/* 80370C20 3F 5A 00 20 */ addis r26, r26, 0x20
|
|
/* 80370C24 3A B5 00 01 */ addi r21, r21, 1
|
|
/* 80370C28 38 04 00 08 */ addi r0, r4, 8
|
|
/* 80370C2C 90 1E 00 00 */ stw r0, 0(r30)
|
|
lbl_80370C30:
|
|
/* 80370C30 7C 15 E0 40 */ cmplw r21, r28
|
|
/* 80370C34 41 81 00 0C */ bgt lbl_80370C40
|
|
/* 80370C38 2C 03 00 00 */ cmpwi r3, 0
|
|
/* 80370C3C 41 82 FB E4 */ beq lbl_80370820
|
|
lbl_80370C40:
|
|
/* 80370C40 88 1B 00 0D */ lbz r0, 0xd(r27)
|
|
/* 80370C44 28 00 00 00 */ cmplwi r0, 0
|
|
/* 80370C48 41 82 00 10 */ beq lbl_80370C58
|
|
/* 80370C4C 38 00 00 00 */ li r0, 0
|
|
/* 80370C50 38 60 07 02 */ li r3, 0x702
|
|
/* 80370C54 90 1E 00 00 */ stw r0, 0(r30)
|
|
lbl_80370C58:
|
|
/* 80370C58 3C 80 80 3D */ lis r4, gTRKExceptionStatus@ha /* 0x803D3244@ha */
|
|
/* 80370C5C 80 C1 00 10 */ lwz r6, 0x10(r1)
|
|
/* 80370C60 38 E4 32 44 */ addi r7, r4, gTRKExceptionStatus@l /* 0x803D3244@l */
|
|
/* 80370C64 80 A1 00 14 */ lwz r5, 0x14(r1)
|
|
/* 80370C68 80 81 00 18 */ lwz r4, 0x18(r1)
|
|
/* 80370C6C 80 01 00 1C */ lwz r0, 0x1c(r1)
|
|
/* 80370C70 90 C7 00 00 */ stw r6, 0(r7)
|
|
/* 80370C74 90 A7 00 04 */ stw r5, 4(r7)
|
|
/* 80370C78 90 87 00 08 */ stw r4, 8(r7)
|
|
/* 80370C7C 90 07 00 0C */ stw r0, 0xc(r7)
|
|
lbl_80370C80:
|
|
/* 80370C80 BA 81 00 C0 */ lmw r20, 0xc0(r1)
|
|
/* 80370C84 80 01 00 F4 */ lwz r0, 0xf4(r1)
|
|
/* 80370C88 7C 08 03 A6 */ mtlr r0
|
|
/* 80370C8C 38 21 00 F0 */ addi r1, r1, 0xf0
|
|
/* 80370C90 4E 80 00 20 */ blr
|