mirror of
https://github.com/TwilitRealm/dusklight
synced 2026-06-04 02:16:03 -04:00
lepelog
0eec99db4d
* split c_math * split c_angle * split c_API_controller_pad * split c_API_graphic * split c_bg_s_chk * c_bg_s_gnd_chk split * more c_bg split * split c_cc_d * delete asm * split c_cc_s * split c_lib * split c_m2d and c_m3d_g_aab * split c_m3d_g_cir * split c_m3d_g_cps * split rest of c_m3d_g * split c_m3d * split c_malloc * split c_request * split c_sxyz * split and partly decompile c_xyz * format * c_angle.h * begin c_angle decomp * c_angle * progress adding stub classes for SComponent * more c_m3d * remove some asm and format * more m3d headers * more c_angle decomp * c_lib headers * add public to classes * fix csXyz member names * c_sxyz partly OK * move Zero csXyz to c_sxyz header * c_API_graphic * delete some unused asm * move math extern data, decompile some functions * delete unused asm * fix duplicated c_angle.h * fix an inlined function name, add more inlined functions for c_angle.h (currently unused) * format Co-authored-by: Pheenoh <pheenoh@gmail.com>
31 lines
1.4 KiB
ArmAsm
31 lines
1.4 KiB
ArmAsm
/* 80270740 0026D680 C0 02 B7 E0 */ lfs f0, lbl_804551E0-_SDA2_BASE_(r2)
|
|
/* 80270744 0026D684 FC 02 00 00 */ fcmpu cr0, f2, f0
|
|
/* 80270748 0026D688 41 82 00 48 */ beq lbl_80270790
|
|
/* 8027074C 0026D68C C0 03 00 00 */ lfs f0, 0(r3)
|
|
/* 80270750 0026D690 FC 00 08 40 */ fcmpo cr0, f0, f1
|
|
/* 80270754 0026D694 40 81 00 08 */ ble lbl_8027075C
|
|
/* 80270758 0026D698 FC 40 10 50 */ fneg f2, f2
|
|
lbl_8027075C:
|
|
/* 8027075C 0026D69C C0 03 00 00 */ lfs f0, 0(r3)
|
|
/* 80270760 0026D6A0 EC 00 10 2A */ fadds f0, f0, f2
|
|
/* 80270764 0026D6A4 D0 03 00 00 */ stfs f0, 0(r3)
|
|
/* 80270768 0026D6A8 C0 03 00 00 */ lfs f0, 0(r3)
|
|
/* 8027076C 0026D6AC EC 00 08 28 */ fsubs f0, f0, f1
|
|
/* 80270770 0026D6B0 EC 42 00 32 */ fmuls f2, f2, f0
|
|
/* 80270774 0026D6B4 C0 02 B7 E0 */ lfs f0, lbl_804551E0-_SDA2_BASE_(r2)
|
|
/* 80270778 0026D6B8 FC 02 00 40 */ fcmpo cr0, f2, f0
|
|
/* 8027077C 0026D6BC 4C 41 13 82 */ cror 2, 1, 2
|
|
/* 80270780 0026D6C0 40 82 00 24 */ bne lbl_802707A4
|
|
/* 80270784 0026D6C4 D0 23 00 00 */ stfs f1, 0(r3)
|
|
/* 80270788 0026D6C8 38 60 00 01 */ li r3, 1
|
|
/* 8027078C 0026D6CC 4E 80 00 20 */ blr
|
|
lbl_80270790:
|
|
/* 80270790 0026D6D0 C0 03 00 00 */ lfs f0, 0(r3)
|
|
/* 80270794 0026D6D4 FC 00 08 00 */ fcmpu cr0, f0, f1
|
|
/* 80270798 0026D6D8 40 82 00 0C */ bne lbl_802707A4
|
|
/* 8027079C 0026D6DC 38 60 00 01 */ li r3, 1
|
|
/* 802707A0 0026D6E0 4E 80 00 20 */ blr
|
|
lbl_802707A4:
|
|
/* 802707A4 0026D6E4 38 60 00 00 */ li r3, 0
|
|
/* 802707A8 0026D6E8 4E 80 00 20 */ blr
|