mirror of
https://github.com/TwilitRealm/dusklight
synced 2026-06-13 21:25:26 -04:00
lepelog
0eec99db4d
* split c_math * split c_angle * split c_API_controller_pad * split c_API_graphic * split c_bg_s_chk * c_bg_s_gnd_chk split * more c_bg split * split c_cc_d * delete asm * split c_cc_s * split c_lib * split c_m2d and c_m3d_g_aab * split c_m3d_g_cir * split c_m3d_g_cps * split rest of c_m3d_g * split c_m3d * split c_malloc * split c_request * split c_sxyz * split and partly decompile c_xyz * format * c_angle.h * begin c_angle decomp * c_angle * progress adding stub classes for SComponent * more c_m3d * remove some asm and format * more m3d headers * more c_angle decomp * c_lib headers * add public to classes * fix csXyz member names * c_sxyz partly OK * move Zero csXyz to c_sxyz header * c_API_graphic * delete some unused asm * move math extern data, decompile some functions * delete unused asm * fix duplicated c_angle.h * fix an inlined function name, add more inlined functions for c_angle.h (currently unused) * format Co-authored-by: Pheenoh <pheenoh@gmail.com>
20 lines
994 B
ArmAsm
20 lines
994 B
ArmAsm
/* 80270E5C 0026DD9C 94 21 FF C0 */ stwu r1, -0x40(r1)
|
|
/* 80270E60 0026DDA0 7C 08 02 A6 */ mflr r0
|
|
/* 80270E64 0026DDA4 90 01 00 44 */ stw r0, 0x44(r1)
|
|
/* 80270E68 0026DDA8 54 60 06 3F */ clrlwi. r0, r3, 0x18
|
|
/* 80270E6C 0026DDAC 40 82 00 10 */ bne lbl_80270E7C
|
|
/* 80270E70 0026DDB0 80 6D 81 E8 */ lwz r3, lbl_80450768-_SDA_BASE_(r13)
|
|
/* 80270E74 0026DDB4 48 0D 5A 75 */ bl PSMTXTrans
|
|
/* 80270E78 0026DDB8 48 00 00 1C */ b lbl_80270E94
|
|
lbl_80270E7C:
|
|
/* 80270E7C 0026DDBC 38 61 00 08 */ addi r3, r1, 8
|
|
/* 80270E80 0026DDC0 48 0D 5A 69 */ bl PSMTXTrans
|
|
/* 80270E84 0026DDC4 80 6D 81 E8 */ lwz r3, lbl_80450768-_SDA_BASE_(r13)
|
|
/* 80270E88 0026DDC8 38 81 00 08 */ addi r4, r1, 8
|
|
/* 80270E8C 0026DDCC 7C 65 1B 78 */ mr r5, r3
|
|
/* 80270E90 0026DDD0 48 0D 56 55 */ bl PSMTXConcat
|
|
lbl_80270E94:
|
|
/* 80270E94 0026DDD4 80 01 00 44 */ lwz r0, 0x44(r1)
|
|
/* 80270E98 0026DDD8 7C 08 03 A6 */ mtlr r0
|
|
/* 80270E9C 0026DDDC 38 21 00 40 */ addi r1, r1, 0x40
|
|
/* 80270EA0 0026DDE0 4E 80 00 20 */ blr |