mirror
/
linux
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

pinctrl: renesas: Annotate sentinels in tables 

It does not make sense to have a comma after a sentinel, as any new
elements must be added before the sentinel.  Hence drop all such commas.

Add comments to clarify the purpose of the empty elements.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/845f1d8285dd44522af1b0f429d4c6bd4759eb9e.1678272180.git.geert+renesas@glider.be
This commit is contained in:
Geert Uytterhoeven 2023-03-08 11:44:27 +01:00
parent 3c2465067f
commit 0256b6aeee
36 changed files with 78 additions and 80 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
drivers/pinctrl/renesas/core.c
View File

@ -645,7 +645,7 @@ static const struct of_device_id sh_pfc_of_table[] = {
.data = &sh73a0_pinmux_info,
},
#endif
{ },
{ /* sentinel */ }
};
#endif
@ -1411,7 +1411,7 @@ static const struct platform_device_id sh_pfc_id_table[] = {
#ifdef CONFIG_PINCTRL_PFC_SHX3
{ "pfc-shx3", (kernel_ulong_t)&shx3_pinmux_info },
#endif
{ },
{ /* sentinel */ }
};
static struct platform_driver sh_pfc_driver = {

2
drivers/pinctrl/renesas/pfc-emev2.c
View File

@ -1644,7 +1644,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
FN_SEL_HSI_1_0_00, FN_SEL_HSI_1_0_01, 0, 0,
))
},
{ },
{ /* sentinel */ }
};
const struct sh_pfc_soc_info emev2_pinmux_info = {

4
drivers/pinctrl/renesas/pfc-r8a73a4.c
View File

@ -2384,7 +2384,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
MSEL8CR_00_0, MSEL8CR_00_1,
))
},
{ },
{ /* sentinel */ }
};
static const struct pinmux_data_reg pinmux_data_regs[] = {
@ -2510,7 +2510,7 @@ static const struct pinmux_data_reg pinmux_data_regs[] = {
PORT323_DATA, PORT322_DATA, PORT321_DATA, PORT320_DATA,
))
},
{ },
{ /* sentinel */ }
};
static const struct pinmux_irq pinmux_irqs[] = {

4
drivers/pinctrl/renesas/pfc-r8a7740.c
View File

@ -3348,7 +3348,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
MSEL5CR_0_0, MSEL5CR_0_1,
))
},
{ },
{ /* sentinel */ }
};
static const struct pinmux_data_reg pinmux_data_regs[] = {
@ -3452,7 +3452,7 @@ static const struct pinmux_data_reg pinmux_data_regs[] = {
0, 0, 0, 0,
0, 0, 0, 0 ))
},
{ },
{ /* sentinel */ }
};
static const struct pinmux_irq pinmux_irqs[] = {

2
drivers/pinctrl/renesas/pfc-r8a77470.c
View File

@ -3252,7 +3252,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
/* SEL_SSI0 [2] */
FN_SEL_SSI0_0, FN_SEL_SSI0_1, 0, 0, ))
},
{ },
{ /* sentinel */ }
};
static int r8a77470_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)

4
drivers/pinctrl/renesas/pfc-r8a7778.c
View File

@ -2832,7 +2832,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
FN_SEL_I2C1_A, FN_SEL_I2C1_B,
))
},
{ },
{ /* sentinel */ }
};
static const struct pinmux_bias_reg pinmux_bias_regs[] = {
@ -3040,7 +3040,7 @@ static const struct pinmux_bias_reg pinmux_bias_regs[] = {
[30] = SH_PFC_PIN_NONE,
[31] = SH_PFC_PIN_NONE,
} },
{ /* sentinel */ },
{ /* sentinel */ }
};
static const struct sh_pfc_soc_operations r8a7778_pfc_ops = {

2
drivers/pinctrl/renesas/pfc-r8a7779.c
View File

@ -3919,7 +3919,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
/* SEL_I2C1 [2] */
FN_SEL_I2C1_0, FN_SEL_I2C1_1, FN_SEL_I2C1_2, FN_SEL_I2C1_3 ))
},
{ },
{ /* sentinel */ }
};
const struct sh_pfc_soc_info r8a7779_pinmux_info = {

2
drivers/pinctrl/renesas/pfc-r8a7790.c
View File

@ -5824,7 +5824,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
/* SEL_I2C1 [2] */
FN_SEL_I2C1_0, FN_SEL_I2C1_1, FN_SEL_I2C1_2, 0, ))
},
{ },
{ /* sentinel */ }
};
static int r8a7790_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)

4
drivers/pinctrl/renesas/pfc-r8a7791.c
View File

@ -6552,7 +6552,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
FN_SEL_SSP_0, FN_SEL_SSP_1, FN_SEL_SSP_2, 0,
/* RESERVED [6] */ ))
},
{ },
{ /* sentinel */ }
};
static int r8a7791_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)
@ -6874,7 +6874,7 @@ static const struct pinmux_bias_reg pinmux_bias_regs[] = {
[30] = SH_PFC_PIN_NONE,
[31] = SH_PFC_PIN_NONE,
} },
{ /* sentinel */ },
{ /* sentinel */ }
};
static const struct sh_pfc_soc_operations r8a7791_pfc_ops = {

2
drivers/pinctrl/renesas/pfc-r8a7792.c
View File

@ -2625,7 +2625,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
/* IP7_1_0 [2] */
FN_PWM0, FN_TCLK1, FN_FSO_CFE_0, 0 ))
},
{ },
{ /* sentinel */ }
};
static const struct pinmux_bias_reg pinmux_bias_regs[] = {

2
drivers/pinctrl/renesas/pfc-r8a7794.c
View File

@ -5512,7 +5512,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
FN_SEL_SSI9_0, FN_SEL_SSI9_1,
/* RESERVED [12] */ ))
},
{ },
{ /* sentinel */ }
};
static int r8a7794_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)

8
drivers/pinctrl/renesas/pfc-r8a77951.c
View File

@ -5610,7 +5610,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
/* RESERVED 16-1 */
MOD_SEL2_0 ))
},
{ },
{ /* sentinel */ }
};
static const struct pinmux_drive_reg pinmux_drive_regs[] = {
@ -5861,7 +5861,7 @@ static const struct pinmux_drive_reg pinmux_drive_regs[] = {
{ RCAR_GP_PIN(6, 30), 8, 3 }, /* GP6_30/USB2_CH3_PWEN */
{ RCAR_GP_PIN(6, 31), 4, 3 }, /* GP6_31/USB2_CH3_OVC */
} },
{ },
{ /* sentinel */ }
};
enum ioctrl_regs {
@ -5872,7 +5872,7 @@ enum ioctrl_regs {
static const struct pinmux_ioctrl_reg pinmux_ioctrl_regs[] = {
[POCCTRL] = { 0xe6060380, },
[TDSELCTRL] = { 0xe60603c0, },
{ /* sentinel */ },
{ /* sentinel */ }
};
static int r8a77951_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)
@ -6129,7 +6129,7 @@ static const struct pinmux_bias_reg pinmux_bias_regs[] = {
[30] = SH_PFC_PIN_NONE,
[31] = SH_PFC_PIN_NONE,
} },
{ /* sentinel */ },
{ /* sentinel */ }
};
static const struct sh_pfc_soc_operations r8a77951_pfc_ops = {

8
drivers/pinctrl/renesas/pfc-r8a7796.c
View File

@ -5565,7 +5565,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
/* RESERVED 16-1 */
MOD_SEL2_0 ))
},
{ },
{ /* sentinel */ }
};
static const struct pinmux_drive_reg pinmux_drive_regs[] = {
@ -5813,7 +5813,7 @@ static const struct pinmux_drive_reg pinmux_drive_regs[] = {
{ RCAR_GP_PIN(6, 30), 8, 3 }, /* GP6_30 */
{ RCAR_GP_PIN(6, 31), 4, 3 }, /* GP6_31 */
} },
{ },
{ /* sentinel */ }
};
enum ioctrl_regs {
@ -5824,7 +5824,7 @@ enum ioctrl_regs {
static const struct pinmux_ioctrl_reg pinmux_ioctrl_regs[] = {
[POCCTRL] = { 0xe6060380, },
[TDSELCTRL] = { 0xe60603c0, },
{ /* sentinel */ },
{ /* sentinel */ }
};
static int r8a7796_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)
@ -6081,7 +6081,7 @@ static const struct pinmux_bias_reg pinmux_bias_regs[] = {
[30] = SH_PFC_PIN_NONE,
[31] = SH_PFC_PIN_NONE,
} },
{ /* sentinel */ },
{ /* sentinel */ }
};
static const struct sh_pfc_soc_operations r8a7796_pfc_ops = {

8
drivers/pinctrl/renesas/pfc-r8a77965.c
View File

@ -5806,7 +5806,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
/* RESERVED 16-1 */
MOD_SEL2_0 ))
},
{ },
{ /* sentinel */ }
};
static const struct pinmux_drive_reg pinmux_drive_regs[] = {
@ -6054,7 +6054,7 @@ static const struct pinmux_drive_reg pinmux_drive_regs[] = {
{ RCAR_GP_PIN(6, 30), 8, 3 }, /* GP6_30 */
{ RCAR_GP_PIN(6, 31), 4, 3 }, /* GP6_31 */
} },
{ },
{ /* sentinel */ }
};
enum ioctrl_regs {
@ -6065,7 +6065,7 @@ enum ioctrl_regs {
static const struct pinmux_ioctrl_reg pinmux_ioctrl_regs[] = {
[POCCTRL] = { 0xe6060380, },
[TDSELCTRL] = { 0xe60603c0, },
{ /* sentinel */ },
{ /* sentinel */ }
};
static int r8a77965_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)
@ -6322,7 +6322,7 @@ static const struct pinmux_bias_reg pinmux_bias_regs[] = {
[30] = SH_PFC_PIN_NONE,
[31] = SH_PFC_PIN_NONE,
} },
{ /* sentinel */ },
{ /* sentinel */ }
};
static const struct sh_pfc_soc_operations r8a77965_pfc_ops = {

4
drivers/pinctrl/renesas/pfc-r8a77970.c
View File

@ -2343,7 +2343,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
MOD_SEL0_1
MOD_SEL0_0 ))
},
{ },
{ /* sentinel */ }
};
enum ioctrl_regs {
@ -2358,7 +2358,7 @@ static const struct pinmux_ioctrl_reg pinmux_ioctrl_regs[] = {
[POCCTRL1] = { 0xe6060384 },
[POCCTRL2] = { 0xe6060388 },
[TDSELCTRL] = { 0xe60603c0, },
{ /* sentinel */ },
{ /* sentinel */ }
};
static int r8a77970_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)

4
drivers/pinctrl/renesas/pfc-r8a77980.c
View File

@ -2815,7 +2815,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
MOD_SEL0_1
MOD_SEL0_0 ))
},
{ },
{ /* sentinel */ }
};
enum ioctrl_regs {
@ -2832,7 +2832,7 @@ static const struct pinmux_ioctrl_reg pinmux_ioctrl_regs[] = {
[POCCTRL2] = { 0xe6060388, },
[POCCTRL3] = { 0xe606038c, },
[TDSELCTRL] = { 0xe60603c0, },
{ /* sentinel */ },
{ /* sentinel */ }
};
static int r8a77980_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)

8
drivers/pinctrl/renesas/pfc-r8a77990.c
View File

@ -5004,7 +5004,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
MOD_SEL1_4
/* RESERVED 3, 2, 1, 0 */ ))
},
{ },
{ /* sentinel */ }
};
static const struct pinmux_drive_reg pinmux_drive_regs[] = {
@ -5037,7 +5037,7 @@ static const struct pinmux_drive_reg pinmux_drive_regs[] = {
{ RCAR_GP_PIN(4, 9), 17, 2 }, /* SD3_DAT7 */
{ RCAR_GP_PIN(4, 10), 14, 2 }, /* SD3_DS */
} },
{ },
{ /* sentinel */ }
};
enum ioctrl_regs {
@ -5050,7 +5050,7 @@ static const struct pinmux_ioctrl_reg pinmux_ioctrl_regs[] = {
[POCCTRL0] = { 0xe6060380, },
[POCCTRL2] = { 0xe6060388, },
[TDSELCTRL] = { 0xe60603c0, },
{ /* sentinel */ },
{ /* sentinel */ }
};
static int r8a77990_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)
@ -5278,7 +5278,7 @@ static const struct pinmux_bias_reg pinmux_bias_regs[] = {
[30] = RCAR_GP_PIN(6, 9), /* USB30_OVC */
[31] = RCAR_GP_PIN(6, 17), /* USB30_PWEN */
} },
{ /* sentinel */ },
{ /* sentinel */ }
};
static const struct sh_pfc_soc_operations r8a77990_pfc_ops = {

4
drivers/pinctrl/renesas/pfc-r8a77995.c
View File

@ -2853,7 +2853,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
MOD_SEL1_26
/* RESERVED 25-0 */ ))
},
{ },
{ /* sentinel */ }
};
enum ioctrl_regs {
@ -2866,7 +2866,7 @@ static const struct pinmux_ioctrl_reg pinmux_ioctrl_regs[] = {
[POCCTRL0] = { 0xe6060380, },
[POCCTRL2] = { 0xe6060388, },
[TDSELCTRL] = { 0xe60603c0, },
{ /* sentinel */ },
{ /* sentinel */ }
};

8
drivers/pinctrl/renesas/pfc-r8a779a0.c
View File

@ -3630,7 +3630,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
MOD_SEL2_3_2
/* RESERVED 1-0 */ ))
},
{ },
{ /* sentinel */ }
};
static const struct pinmux_drive_reg pinmux_drive_regs[] = {
@ -3935,7 +3935,7 @@ static const struct pinmux_drive_reg pinmux_drive_regs[] = {
{ RCAR_GP_PIN(9, 17), 4, 3 }, /* AVB5_LINK */
{ RCAR_GP_PIN(9, 16), 0, 3 }, /* AVB5_PHY_INT */
} },
{ },
{ /* sentinel */ }
};
enum ioctrl_regs {
@ -3962,7 +3962,7 @@ static const struct pinmux_ioctrl_reg pinmux_ioctrl_regs[] = {
[POC8] = { 0xe60690a0, },
[POC9] = { 0xe60698a0, },
[TD1SEL0] = { 0xe6058124, },
{ /* sentinel */ },
{ /* sentinel */ }
};
static int r8a779a0_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)
@ -4349,7 +4349,7 @@ static const struct pinmux_bias_reg pinmux_bias_regs[] = {
[30] = SH_PFC_PIN_NONE,
[31] = SH_PFC_PIN_NONE,
} },
{ /* sentinel */ },
{ /* sentinel */ }
};
static const struct sh_pfc_soc_operations r8a779a0_pfc_ops = {

8
drivers/pinctrl/renesas/pfc-r8a779f0.c
View File

@ -1784,7 +1784,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
MOD_SEL1_3_2
MOD_SEL1_1_0))
},
{ /* sentinel */ },
{ /* sentinel */ }
};
static const struct pinmux_drive_reg pinmux_drive_regs[] = {
@ -1896,7 +1896,7 @@ static const struct pinmux_drive_reg pinmux_drive_regs[] = {
{ RCAR_GP_PIN(3, 17), 4, 3 }, /* TSN0_AVTP_MATCH_B */
{ RCAR_GP_PIN(3, 16), 0, 3 }, /* TSN0_AVTP_PPS */
} },
{ /* sentinel */ },
{ /* sentinel */ }
};
enum ioctrl_regs {
@ -1911,7 +1911,7 @@ static const struct pinmux_ioctrl_reg pinmux_ioctrl_regs[] = {
[POC1] = { 0xe60508a0, },
[POC3] = { 0xe60518a0, },
[TD0SEL1] = { 0xe6050920, },
{ /* sentinel */ },
{ /* sentinel */ }
};
static int r8a779f0_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)
@ -2070,7 +2070,7 @@ static const struct pinmux_bias_reg pinmux_bias_regs[] = {
[30] = SH_PFC_PIN_NONE,
[31] = SH_PFC_PIN_NONE,
} },
{ /* sentinel */ },
{ /* sentinel */ }
};
static const struct sh_pfc_soc_operations r8a779f0_pfc_ops = {

8
drivers/pinctrl/renesas/pfc-r8a779g0.c
View File

@ -3689,7 +3689,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
MOD_SEL8_1
MOD_SEL8_0))
},
{ },
{ /* sentinel */ }
};
static const struct pinmux_drive_reg pinmux_drive_regs[] = {
@ -3951,7 +3951,7 @@ static const struct pinmux_drive_reg pinmux_drive_regs[] = {
{ RCAR_GP_PIN(8, 9), 4, 3 }, /* SDA4 */
{ RCAR_GP_PIN(8, 8), 0, 3 }, /* SCL4 */
} },
{ },
{ /* sentinel */ }
};
enum ioctrl_regs {
@ -3974,7 +3974,7 @@ static const struct pinmux_ioctrl_reg pinmux_ioctrl_regs[] = {
[POC6] = { 0xE60610A0, },
[POC7] = { 0xE60618A0, },
[POC8] = { 0xE60680A0, },
{ /* sentinel */ },
{ /* sentinel */ }
};
static int r8a779g0_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)
@ -4326,7 +4326,7 @@ static const struct pinmux_bias_reg pinmux_bias_regs[] = {
[30] = SH_PFC_PIN_NONE,
[31] = SH_PFC_PIN_NONE,
} },
{ /* sentinel */ },
{ /* sentinel */ }
};
static const struct sh_pfc_soc_operations r8a779g0_pin_ops = {

4
drivers/pinctrl/renesas/pfc-sh7203.c
View File

@ -1509,7 +1509,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
PF0MD_00, PF0MD_01, PF0MD_10, PF0MD_11,
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))
},
{}
{ /* sentinel */ }
};
static const struct pinmux_data_reg pinmux_data_regs[] = {
@ -1555,7 +1555,7 @@ static const struct pinmux_data_reg pinmux_data_regs[] = {
PF7_DATA, PF6_DATA, PF5_DATA, PF4_DATA,
PF3_DATA, PF2_DATA, PF1_DATA, PF0_DATA ))
},
{ },
{ /* sentinel */ }
};
const struct sh_pfc_soc_info sh7203_pinmux_info = {

4
drivers/pinctrl/renesas/pfc-sh7264.c
View File

@ -2031,7 +2031,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
PK1_IN, PK1_OUT,
PK0_IN, PK0_OUT ))
},
{}
{ /* sentinel */ }
};
static const struct pinmux_data_reg pinmux_data_regs[] = {
@ -2109,7 +2109,7 @@ static const struct pinmux_data_reg pinmux_data_regs[] = {
PK7_DATA, PK6_DATA, PK5_DATA, PK4_DATA,
PK3_DATA, PK2_DATA, PK1_DATA, PK0_DATA ))
},
{ }
{ /* sentinel */ }
};
const struct sh_pfc_soc_info sh7264_pinmux_info = {

6
drivers/pinctrl/renesas/pfc-sh7269.c
View File

@ -2749,8 +2749,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
PJ1_IN, PJ1_OUT,
PJ0_IN, PJ0_OUT ))
},
{}
{ /* sentinel */ }
};
static const struct pinmux_data_reg pinmux_data_regs[] = {
@ -2828,8 +2827,7 @@ static const struct pinmux_data_reg pinmux_data_regs[] = {
PJ7_DATA, PJ6_DATA, PJ5_DATA, PJ4_DATA,
PJ3_DATA, PJ2_DATA, PJ1_DATA, PJ0_DATA ))
},
{ }
{ /* sentinel */ }
};
const struct sh_pfc_soc_info sh7269_pinmux_info = {

4
drivers/pinctrl/renesas/pfc-sh73a0.c
View File

@ -3876,7 +3876,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
/* RESERVED [1] */
))
},
{ },
{ /* sentinel */ }
};
static const struct pinmux_data_reg pinmux_data_regs[] = {
@ -3980,7 +3980,7 @@ static const struct pinmux_data_reg pinmux_data_regs[] = {
PORT295_DATA, PORT294_DATA, PORT293_DATA, PORT292_DATA,
PORT291_DATA, PORT290_DATA, PORT289_DATA, PORT288_DATA ))
},
{ },
{ /* sentinel */ }
};
static const struct pinmux_irq pinmux_irqs[] = {

4
drivers/pinctrl/renesas/pfc-sh7720.c
View File

@ -1103,7 +1103,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
PTV1_FN, PTV1_OUT, 0, PTV1_IN,
PTV0_FN, PTV0_OUT, 0, PTV0_IN ))
},
{}
{ /* sentinel */ }
};
static const struct pinmux_data_reg pinmux_data_regs[] = {
@ -1179,7 +1179,7 @@ static const struct pinmux_data_reg pinmux_data_regs[] = {
0, 0, 0, PTV4_DATA,
PTV3_DATA, PTV2_DATA, PTV1_DATA, PTV0_DATA ))
},
{ },
{ /* sentinel */ }
};
const struct sh_pfc_soc_info sh7720_pinmux_info = {

4
drivers/pinctrl/renesas/pfc-sh7722.c
View File

@ -1585,7 +1585,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
MSELB8_RGB, MSELB8_SYS,
/* RESERVED [8] */ ))
},
{}
{ /* sentinel */ }
};
static const struct pinmux_data_reg pinmux_data_regs[] = {
@ -1681,7 +1681,7 @@ static const struct pinmux_data_reg pinmux_data_regs[] = {
0, 0, PTZ5_DATA, PTZ4_DATA,
PTZ3_DATA, PTZ2_DATA, PTZ1_DATA, PTZ0_DATA ))
},
{ },
{ /* sentinel */ }
};
const struct sh_pfc_soc_info sh7722_pinmux_info = {

4
drivers/pinctrl/renesas/pfc-sh7723.c
View File

@ -1784,7 +1784,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
PSD3_PSD2_FN1, PSD3_PSD2_FN2, 0, 0,
PSD1_PSD0_FN1, PSD1_PSD0_FN2, 0, 0 ))
},
{}
{ /* sentinel */ }
};
static const struct pinmux_data_reg pinmux_data_regs[] = {
@ -1880,7 +1880,7 @@ static const struct pinmux_data_reg pinmux_data_regs[] = {
PTZ7_DATA, PTZ6_DATA, PTZ5_DATA, PTZ4_DATA,
PTZ3_DATA, PTZ2_DATA, PTZ1_DATA, PTZ0_DATA ))
},
{ },
{ /* sentinel */ }
};
const struct sh_pfc_soc_info sh7723_pinmux_info = {

4
drivers/pinctrl/renesas/pfc-sh7724.c
View File

@ -2059,7 +2059,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
PSE1_0, PSE1_1,
PSE0_0, PSE0_1))
},
{}
{ /* sentinel */ }
};
static const struct pinmux_data_reg pinmux_data_regs[] = {
@ -2155,7 +2155,7 @@ static const struct pinmux_data_reg pinmux_data_regs[] = {
PTZ7_DATA, PTZ6_DATA, PTZ5_DATA, PTZ4_DATA,
PTZ3_DATA, PTZ2_DATA, PTZ1_DATA, PTZ0_DATA ))
},
{ },
{ /* sentinel */ }
};
const struct sh_pfc_soc_info sh7724_pinmux_info = {

4
drivers/pinctrl/renesas/pfc-sh7734.c
View File

@ -2366,7 +2366,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
GP_5_1_IN, GP_5_1_OUT,
GP_5_0_IN, GP_5_0_OUT ))
},
{ },
{ /* sentinel */ }
};
static const struct pinmux_data_reg pinmux_data_regs[] = {
@ -2383,7 +2383,7 @@ static const struct pinmux_data_reg pinmux_data_regs[] = {
GP_5_7_DATA, GP_5_6_DATA, GP_5_5_DATA, GP_5_4_DATA,
GP_5_3_DATA, GP_5_2_DATA, GP_5_1_DATA, GP_5_0_DATA ))
},
{ },
{ /* sentinel */ }
};
const struct sh_pfc_soc_info sh7734_pinmux_info = {

4
drivers/pinctrl/renesas/pfc-sh7757.c
View File

@ -2089,7 +2089,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
PS8_8_FN1, PS8_8_FN2,
/* RESERVED [8] */ ))
},
{}
{ /* sentinel */ }
};
static const struct pinmux_data_reg pinmux_data_regs[] = {
@ -2197,7 +2197,7 @@ static const struct pinmux_data_reg pinmux_data_regs[] = {
PTZ7_DATA, PTZ6_DATA, PTZ5_DATA, PTZ4_DATA,
PTZ3_DATA, PTZ2_DATA, PTZ1_DATA, PTZ0_DATA ))
},
{ },
{ /* sentinel */ }
};
const struct sh_pfc_soc_info sh7757_pinmux_info = {

4
drivers/pinctrl/renesas/pfc-sh7785.c
View File

@ -1168,7 +1168,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
P2MSEL1_0, P2MSEL1_1,
P2MSEL0_0, P2MSEL0_1 ))
},
{}
{ /* sentinel */ }
};
static const struct pinmux_data_reg pinmux_data_regs[] = {
@ -1236,7 +1236,7 @@ static const struct pinmux_data_reg pinmux_data_regs[] = {
0, 0, 0, 0,
PR3_DATA, PR2_DATA, PR1_DATA, PR0_DATA ))
},
{ },
{ /* sentinel */ }
};
const struct sh_pfc_soc_info sh7785_pinmux_info = {

4
drivers/pinctrl/renesas/pfc-sh7786.c
View File

@ -747,7 +747,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
P2MSEL1_0, P2MSEL1_1,
P2MSEL0_0, P2MSEL0_1 ))
},
{}
{ /* sentinel */ }
};
static const struct pinmux_data_reg pinmux_data_regs[] = {
@ -787,7 +787,7 @@ static const struct pinmux_data_reg pinmux_data_regs[] = {
PJ7_DATA, PJ6_DATA, PJ5_DATA, PJ4_DATA,
PJ3_DATA, PJ2_DATA, PJ1_DATA, 0 ))
},
{ },
{ /* sentinel */ }
};
const struct sh_pfc_soc_info sh7786_pinmux_info = {

4
drivers/pinctrl/renesas/pfc-shx3.c
View File

@ -502,7 +502,7 @@ static const struct pinmux_cfg_reg pinmux_config_regs[] = {
PH1_FN, PH1_OUT, PH1_IN, 0,
PH0_FN, PH0_OUT, PH0_IN, 0, ))
},
{ },
{ /* sentinel */ }
};
static const struct pinmux_data_reg pinmux_data_regs[] = {
@ -538,7 +538,7 @@ static const struct pinmux_data_reg pinmux_data_regs[] = {
0, 0, PH5_DATA, PH4_DATA,
PH3_DATA, PH2_DATA, PH1_DATA, PH0_DATA, ))
},
{ },
{ /* sentinel */ }
};
const struct sh_pfc_soc_info shx3_pinmux_info = {

2
drivers/pinctrl/renesas/pinctrl-rza1.c
View File

@ -1388,7 +1388,7 @@ static const struct of_device_id rza1_pinctrl_of_match[] = {
.compatible = "renesas,r7s72102-ports",
.data = &rza1l_pmx_conf,
},
{ }
{ /* sentinel */ }
};
static struct platform_driver rza1_pinctrl_driver = {

2
drivers/pinctrl/renesas/pinctrl-rzn1.c
View File

@ -931,7 +931,7 @@ static int rzn1_pinctrl_remove(struct platform_device *pdev)
static const struct of_device_id rzn1_pinctrl_match[] = {
{ .compatible = "renesas,rzn1-pinctrl", },
{}
{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, rzn1_pinctrl_match);