Dave Airlie
389af786f9
Merge tag 'drm-intel-next-2023-09-29' of git://anongit.freedesktop.org/drm/drm-intel into drm-next
drm/i915 feature pull for v6.7:
Features and functionality:
- Early Xe2 LPD / Lunarlake (LNL) display enabling (Lucas, Matt, Gustavo,
Stanislav, Luca, Clint, Juha-Pekka, Balasubramani, Ravi)
- Plenty of various DSC improvements and fixes (Ankit)
- Add DSC PPS state readout and verification (Suraj)
- Improve fastsets for VRR, LRR and M/N updates (Ville)
- Use connector->ddc to create (non-DP MST) connector sysfs ddc symlinks (Ville)
- Various DSB improvements, load LUTs using DSB (Ville)
- Improve shared link bandwidth management, starting with FDI (Imre)
- Optimize get param ioctl for PXP status (Alan)
- Remove DG2 pre-production hardware workarounds (Matt)
- Add more RPL P/U PCI IDs (Dnyaneshwar)
- Add new DG2-G12 stepping (Swati)
- Add PSR sink error status to debugfs (Jouni)
- Add DP enhanced framing to crtc state checker (Ville)
Refactoring and cleanups:
- Simplify TileY/Tile4 tiling selftest enumeration (Matt)
- Remove some unused power domain code (Gustavo)
- Check stepping of display IP version rather than MTL platform (Matt)
- DP audio compute config cleanups (Vinod)
- SDVO cleanups and refactoring, more robust failure handling (Ville)
- Color register definition and readout cleanups (Jani)
- Reduce header interdependencies for frontbuffer tracking (Jani)
- Continue replacing struct edid with struct drm_edid (Jani)
- Use source physical address instead of EDID for CEC (Jani)
- Clean up Type-C port lane count functions (Luca)
- Clean up DSC PPS register definitions and readout (Jani)
- Stop using GEM_BUG_ON()/GEM_WARN_ON() in display code (Jani)
- Move more of the display probe to display code (Jani)
- Remove redundant runtime suspended state flag (Jouni)
- Move display info printing to display code (Balasubramani)
- Frontbuffer tracking improvements (Jouni)
- Add trailing newlines to debug logging (Jim Cromie)
- Separate display workarounds from clock gating init (Matt)
- Reduce dmesg log spamming for combo PHY, PLL state, FEC, DP MST (Ville, Imre)
Fixes:
- Fix hotplug poll detect loops via suspend/resume (Imre)
- Fix hotplug detect for forced connectors (Imre)
- Fix DSC first_line_bpg_offset calculation (Suraj)
- Fix debug prints for SDP CRC16 (Arun)
- Fix PXP runtime resume (Alan)
- Fix cx0 PHY lane handling (Gustavo)
- Fix frontbuffer tracking locking in debugfs (Juha-Pekka)
- Fix SDVO detect on some models (Ville)
- Fix SDP split configuration for DP MST (Vinod)
- Fix AUX usage and reads for HDCP on DP MST (Suraj)
- Fix PSR workaround (Jouni)
- Fix redundant AUX power get/put in DP force (Imre)
- Fix ICL DSI TCLK POST by letting hardware handle it (William)
- Fix IRQ reset for XE LP+ (Gustavo)
- Fix h/vsync_end instead of h/vtotal in VBT (Ville)
- Fix C20 PHY msgbus timeout issues (Gustavo)
- Fix pre-TGL FEC pipe A vs. DDI A mixup (Ville)
- Fix FEC state readout for DP MST (Ville)
DRM subsystem core changes:
- Assume sink supports 8 bpc when DSC is supported (Ankit)
- Add drm_edid_is_digital() helper (Jani)
- Parse source physical address from EDID (Jani)
- Add function to attach CEC without EDID (Jani)
- Reorder connector sysfs/debugfs remove (Ville)
- Register connector sysfs ddc symlink later (Ville)
Media subsystem changes:
- Add comments about CEC source physical address usage (Jani)
Merges:
- Backmerge drm-next to get v6.6-rc1 (Jani)
Signed-off-by: Dave Airlie <airlied@redhat.com>
# Conflicts:
# drivers/gpu/drm/i915/i915_drv.h
From: Jani Nikula <jani.nikula@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/87r0mhi7a6.fsf@intel.com
2023-10-04 13:55:19 +10:00
..
2023-08-11 14:54:05 +02:00
2023-10-04 13:55:19 +10:00
2023-08-10 09:12:08 +02:00
2021-10-04 15:23:01 -04:00
2023-09-01 08:51:18 +02:00
2023-04-16 14:17:41 +02:00
2023-02-20 15:19:23 +01:00
2022-11-24 12:42:40 +01:00
2022-05-02 09:01:51 +02:00
2023-08-21 10:01:04 +02:00
2022-11-29 14:14:51 +02:00
2021-07-29 09:12:01 +02:00
2023-01-05 15:08:10 +01:00
2023-09-06 08:32:37 -07:00
2023-09-11 20:18:00 +02:00
2022-06-03 20:09:27 +08:00
2023-09-01 08:51:18 +02:00
2023-10-04 13:55:19 +10:00
2023-01-18 09:25:32 +01:00
2023-07-29 21:25:16 +02:00
2021-07-27 12:21:22 +02:00
2023-09-26 01:51:28 +02:00
2023-09-01 08:53:05 +02:00
2023-02-27 02:58:38 +03:00
2023-09-08 17:23:31 -03:00
2023-09-15 11:23:38 +03:00
2022-07-05 21:15:23 +03:00
2022-07-13 10:46:05 +02:00
2023-09-07 10:30:12 +02:00
2022-08-03 18:31:49 +02:00
2023-07-25 20:38:37 +02:00
2023-03-14 17:07:47 +01:00
2022-11-05 17:12:04 +01:00
2023-09-20 15:27:44 +02:00
2023-05-15 10:58:10 -03:00
2023-01-03 14:27:39 +01:00
2022-07-09 15:00:08 +02:00
2022-07-09 15:58:52 +02:00
2022-12-05 13:35:37 +01:00
2023-06-26 11:08:41 +02:00
2022-05-19 19:25:02 +02:00
2023-06-26 11:08:41 +02:00
2022-12-06 12:54:14 +01:00
2023-06-26 11:08:41 +02:00
2023-08-04 20:34:31 +02:00
2023-09-26 01:51:28 +02:00
2021-08-13 17:50:48 +02:00
2023-09-14 13:57:58 +02:00
2021-11-30 09:41:28 +01:00
2023-05-22 12:23:50 +02:00
2022-12-14 14:57:09 +01:00
2023-02-24 12:58:55 -08:00
2021-12-09 13:46:13 +01:00
2023-03-22 13:32:47 +01:00
2022-02-25 17:55:42 +01:00
2022-11-24 12:42:39 +01:00
2023-07-29 21:25:16 +02:00
2022-01-20 14:41:25 +02:00
2022-01-19 18:40:18 +01:00
2023-01-27 09:39:21 +01:00
2023-08-03 10:21:27 +02:00
2023-01-13 09:44:56 +01:00
2022-12-16 10:23:11 +01:00
2023-08-03 11:06:03 +02:00
2023-06-26 11:08:46 +02:00
2023-01-30 15:37:57 +10:00
2021-10-14 13:12:25 +02:00
2022-01-10 12:17:37 +01:00
2021-10-14 13:12:24 +02:00
2023-08-23 17:14:37 -04:00
2021-07-26 10:08:22 +02:00
2022-06-27 13:45:48 +02:00
2022-12-05 13:35:37 +01:00
2023-03-01 17:18:19 +01:00
2023-07-20 12:01:03 +02:00
2023-06-23 15:54:00 +02:00
2023-03-28 14:52:59 -07:00
2023-01-19 14:16:55 +01:00
2022-05-02 02:12:59 +03:00
2023-07-11 09:23:20 +02:00
2021-10-04 12:06:14 +02:00
2023-05-04 02:57:28 -07:00
2023-06-02 20:05:45 +03:00
2023-05-04 02:57:28 -07:00
2023-05-31 10:22:13 +05:30
2023-10-04 13:55:19 +10:00
2022-10-03 11:29:11 -07:00
2022-06-22 15:52:55 -07:00
2023-07-29 21:11:54 +02:00