Files
linux/drivers
Dan Williams 162b96e63e ioat2,3: cacheline align software descriptor allocations
All the necessary fields for handling an ioat2,3 ring entry can fit into
one cacheline.  Move ->len prior to ->txd in struct ioat_ring_ent, and
move allocation of these entries to a hw-cache-aligned kmem cache to
reduce the number of cachelines dirtied for descriptor management.

Signed-off-by: Dan Williams <dan.j.williams@intel.com>
2009-09-08 17:53:04 -07:00
..
2009-06-23 01:54:30 -04:00
2009-06-16 19:50:13 -07:00
2009-06-18 09:56:20 +02:00
2009-06-16 19:50:13 -07:00
2009-06-17 09:35:24 -07:00
2009-06-16 19:50:13 -07:00
2009-06-21 22:48:03 -07:00
2009-06-22 10:12:37 +01:00
2009-06-20 18:39:43 +00:00
2009-06-18 13:04:04 -07:00
2009-06-22 16:56:22 -07:00
2009-06-16 19:50:13 -07:00
2009-06-18 13:04:04 -07:00
2009-06-19 16:46:05 -07:00
2009-06-18 13:04:04 -07:00
2009-06-18 13:04:04 -07:00