Luis R. Rodriguez
1cc5c4b56e
ath9k_hw: update 5 GHz tx gain tables for femless and high power PA
This updates the initvals for AR9003 to adjust the 5 GHz tx gain
tables for femless and high power PA.
References:
Osprey 2.0 header file ver 72
Osprey 2.2 header file ver 20
Checksums:
$ ./initvals -f ar9003-2p0
0x00000000c2bfa7d5 ar9300_2p0_radio_postamble
0x00000000ada2b114 ar9300Modes_lowest_ob_db_tx_gain_table_2p0
0x00000000e0bc2c84 ar9300Modes_fast_clock_2p0
0x00000000056eaf74 ar9300_2p0_radio_core
0x0000000000000000 ar9300Common_rx_gain_table_merlin_2p0
0x0000000078658fb5 ar9300_2p0_mac_postamble
0x0000000023235333 ar9300_2p0_soc_postamble
0x0000000054d41904 ar9200_merlin_2p0_radio_core
0x00000000748572cf ar9300_2p0_baseband_postamble
0x000000009aa5a0a4 ar9300_2p0_baseband_core
0x000000003dffa526 ar9300Modes_high_power_tx_gain_table_2p0
0x000000001cfda724 ar9300Modes_high_ob_db_tx_gain_table_2p0
0x0000000011302700 ar9300Common_rx_gain_table_2p0
0x00000000e3eab114 ar9300Modes_low_ob_db_tx_gain_table_2p0
0x00000000c9d66d40 ar9300_2p0_mac_core
0x000000001e1d0800 ar9300Common_wo_xlna_rx_gain_table_2p0
0x00000000a0c54980 ar9300_2p0_soc_preamble
0x00000000292e2544 ar9300PciePhy_pll_on_clkreq_disable_L1_2p0
0x000000002d3e2544 ar9300PciePhy_clkreq_enable_L1_2p0
0x00000000293e2544 ar9300PciePhy_clkreq_disable_L1_2p0
$ ./initvals -f ar9003-2p2
0x00000000c2bfa7d5 ar9300_2p2_radio_postamble
0x00000000ada2b114 ar9300Modes_lowest_ob_db_tx_gain_table_2p2
0x00000000e0bc2c84 ar9300Modes_fast_clock_2p2
0x00000000056eaf74 ar9300_2p2_radio_core
0x0000000000000000 ar9300Common_rx_gain_table_merlin_2p2
0x0000000078658fb5 ar9300_2p2_mac_postamble
0x0000000023235333 ar9300_2p2_soc_postamble
0x0000000054d41904 ar9200_merlin_2p2_radio_core
0x000000008475a084 ar9300_2p2_baseband_postamble
0x000000009aaafd90 ar9300_2p2_baseband_core
0x000000003dffa526 ar9300Modes_high_power_tx_gain_table_2p2
0x000000001cfda724 ar9300Modes_high_ob_db_tx_gain_table_2p2
0x0000000011302700 ar9300Common_rx_gain_table_2p2
0x00000000a9a2b114 ar9300Modes_low_ob_db_tx_gain_table_2p2
0x00000000a9d66d40 ar9300_2p2_mac_core
0x000000001e1d0800 ar9300Common_wo_xlna_rx_gain_table_2p2
0x00000000a0c531c8 ar9300_2p2_soc_preamble
0x00000000292e2544 ar9300PciePhy_pll_on_clkreq_disable_L1_2p2
0x000000002d3e2544 ar9300PciePhy_clkreq_enable_L1_2p2
0x00000000293e2544 ar9300PciePhy_clkreq_disable_L1_2p2
Signed-off-by: Luis R. Rodriguez <lrodriguez@atheros.com>
Signed-off-by: John W. Linville <linville@tuxdriver.com>
2010-06-14 15:39:30 -04:00
..
2010-05-20 09:45:38 -07:00
2010-05-20 09:27:37 -07:00
2010-05-17 17:44:36 -07:00
2010-05-20 09:03:55 -07:00
2010-05-20 09:20:59 -07:00
2010-05-20 21:04:44 -07:00
2010-05-20 10:33:06 -07:00
2010-05-19 17:10:57 -07:00
2010-05-18 08:49:13 -07:00
2010-05-10 23:08:19 +02:00
2010-05-19 11:36:03 -07:00
2010-05-20 09:20:59 -07:00
2010-05-20 12:00:43 +02:00
2010-05-20 09:20:59 -07:00
2010-05-20 13:21:38 -07:00
2010-05-11 17:38:04 -07:00
2010-05-20 09:41:17 -07:00
2010-05-10 10:23:15 +02:00
2010-05-20 21:04:44 -07:00
2010-05-20 21:26:12 -07:00
2010-05-20 21:04:44 -07:00
2010-05-07 21:10:57 +10:00
2010-05-20 21:26:12 -07:00
2010-05-20 12:00:43 +02:00
2010-05-20 09:20:59 -07:00
2010-05-19 11:37:22 -07:00
2010-05-10 10:23:14 +02:00
2010-06-14 15:39:30 -04:00
2010-05-03 23:02:39 +02:00
2010-05-10 10:23:14 +02:00
2010-05-20 09:20:59 -07:00
2010-05-20 09:09:46 -07:00
2010-05-06 22:04:31 -04:00
2010-05-20 09:20:59 -07:00
2010-05-20 09:20:59 -07:00
2010-05-20 21:04:44 -07:00
2010-05-20 21:04:44 -07:00
2010-05-20 09:09:46 -07:00
2010-05-13 17:43:11 +09:00
2010-05-20 09:20:59 -07:00
2010-06-04 16:00:42 -04:00
2010-05-20 21:26:12 -07:00
2010-05-10 10:23:14 +02:00
2010-05-20 21:26:12 -07:00
2010-05-16 22:26:58 -07:00
2010-05-20 13:34:17 -07:00
2010-05-14 16:59:54 +02:00
2010-05-20 13:21:38 -07:00
2010-05-06 18:49:20 +02:00
2010-05-17 21:37:42 +02:00
2010-05-07 14:01:17 -07:00