Files
linux/arch/riscv/include/asm
Jesse Taube 04a2aef59c RISC-V: fix vector insn load/store width mask
RVFDQ_FL_FS_WIDTH_MASK should be 3 bits [14-12], shifted down by 12 bits.
Replace GENMASK(3, 0) with GENMASK(2, 0).

Fixes: cd05483724 ("riscv: Allocate user's vector context in the first-use trap")
Signed-off-by: Jesse Taube <jesse@rivosinc.com>
Reviewed-by: Charlie Jenkins <charlie@rivosinc.com>
Link: https://lore.kernel.org/r/20240606182800.415831-1-jesse@rivosinc.com
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
2024-06-25 08:47:10 -07:00
..
2022-03-10 09:29:21 -08:00
2024-05-19 14:36:19 -07:00
2024-05-22 16:12:48 -07:00
2023-11-05 09:11:23 -08:00
2022-01-19 17:54:09 -08:00
2022-05-11 11:50:10 -07:00
2022-03-29 14:31:07 -07:00
2024-03-15 10:17:38 -07:00
2023-08-23 14:16:36 -07:00