Files
linux/arch/riscv/include/asm
Alexandre Ghiti 1d84afaf02 riscv: Fix fully ordered LR/SC xchg[8|16]() implementations
The fully ordered versions of xchg[8|16]() using LR/SC lack the
necessary memory barriers to guarantee the order.

Fix this by matching what is already implemented in the fully ordered
versions of cmpxchg() using LR/SC.

Suggested-by: Andrea Parri <parri.andrea@gmail.com>
Reported-by: Andrea Parri <parri.andrea@gmail.com>
Closes: https://lore.kernel.org/linux-riscv/ZlYbupL5XgzgA0MX@andrea/T/#u
Fixes: a8ed2b7a2c ("riscv/cmpxchg: Implement xchg for variables of size 1 and 2")
Signed-off-by: Alexandre Ghiti <alexghiti@rivosinc.com>
Reviewed-by: Andrea Parri <parri.andrea@gmail.com>
Link: https://lore.kernel.org/r/20240530145546.394248-1-alexghiti@rivosinc.com
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
2024-05-30 09:43:14 -07:00
..
2022-03-10 09:29:21 -08:00
2024-05-19 14:36:19 -07:00
2024-05-22 16:12:48 -07:00
2023-11-05 09:11:23 -08:00
2022-01-19 17:54:09 -08:00
2022-05-11 11:50:10 -07:00
2022-03-29 14:31:07 -07:00
2024-03-15 10:17:38 -07:00
2023-08-23 14:16:36 -07:00