f79abb627f
The DMA_INTERRUPT async_tx is a NULL transfer, thus the BCR(count register) is 0. When the transfer started with a byte count of zero, the DMA controller will triger a PE(programming error) event and halt, not a normal interrupt. I add special codes for PE event and DMA_INTERRUPT async_tx testing. Signed-off-by: Zhang Wei <wei.zhang@freescale.com> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Dan Williams <dan.j.williams@intel.com> |
||
|---|---|---|
| .. | ||
| Kconfig | ||
| Makefile | ||
| dmaengine.c | ||
| fsldma.c | ||
| fsldma.h | ||
| ioat.c | ||
| ioat_dca.c | ||
| ioat_dma.c | ||
| ioatdma.h | ||
| ioatdma_hw.h | ||
| ioatdma_registers.h | ||
| iop-adma.c | ||
| iovlock.c | ||