Kevin Hilman
71d440499b
Merge branch 'drivers/reset' into next/late
* drivers/reset:
reset: ath79: Fix missing spin_lock_init
reset: Add (devm_)reset_control_get stub functions
reset: reset-zynq: Adding support for Xilinx Zynq reset controller.
docs: dts: Added documentation for Xilinx Zynq Reset Controller bindings.
MIPS: ath79: Add the reset controller to the AR9132 dtsi
reset: Add a driver for the reset controller on the AR71XX/AR9XXX
devicetree: Add bindings for the ATH79 reset controller
reset: socfpga: Update reset-socfpga to read the altr,modrst-offset property
doc: dt: add documentation for lpc1850-rgu reset driver
reset: add driver for lpc18xx rgu
reset: sti: constify of_device_id array
ARM: STi: DT: Move reset controller constants into common location
MAINTAINERS: add include/dt-bindings/reset path to reset controller entry
2015-09-09 15:42:45 -07:00
..
2015-07-11 20:44:31 -07:00
2015-07-07 01:55:21 +02:00
2015-07-09 11:20:01 -07:00
2015-07-04 19:36:06 -07:00
2015-06-18 21:00:06 +03:00
2015-06-26 11:54:29 -07:00
2015-07-02 14:36:40 -07:00
2015-08-20 18:35:02 -07:00
2015-07-07 10:44:45 +02:00
2015-08-20 18:38:39 -07:00
2015-07-02 10:42:13 -07:00
2015-07-03 11:37:02 -07:00
2015-07-01 17:47:51 -07:00
2015-07-03 12:10:12 -07:00
2015-07-03 15:20:57 -07:00
2015-07-01 15:19:35 -07:00
2015-07-12 15:00:20 -07:00
2015-06-22 16:23:43 +02:00
2015-07-02 10:25:22 -07:00
2015-07-03 14:39:06 +02:00
2015-07-01 16:15:05 +03:00
2015-07-09 22:25:54 +02:00
2015-07-01 10:49:25 -07:00
2015-07-04 19:36:06 -07:00
2015-07-11 11:16:04 -07:00
2015-07-01 14:44:22 -07:00
2015-07-12 13:55:24 -07:00
2015-06-24 16:49:49 -07:00
2015-07-01 19:09:11 -07:00
2015-06-22 17:59:09 -07:00
2015-07-02 10:36:29 -07:00
2015-07-04 19:36:06 -07:00
2015-07-01 19:09:11 -07:00
2015-07-06 05:33:17 -07:00
2015-06-30 19:44:57 -07:00
2015-07-01 15:19:35 -07:00
2015-07-10 12:16:59 -07:00
2015-07-02 14:40:49 -07:00
2015-07-01 10:49:25 -07:00
2015-07-04 14:07:47 -07:00
2015-06-26 14:51:15 -07:00
2015-07-04 14:09:32 -04:00
2015-06-30 14:30:34 -04:00
2015-07-01 19:40:18 -07:00
2015-07-01 15:19:35 -07:00
2015-07-02 10:25:22 -07:00
2015-06-27 12:44:34 -07:00
2015-07-01 15:19:35 -07:00
2015-07-05 10:54:09 -07:00
2015-07-06 23:52:21 +02:00
2015-07-02 10:42:13 -07:00
2015-06-23 13:32:38 -07:00
2015-06-23 14:08:54 -07:00
2015-07-02 10:25:22 -07:00
2015-06-18 11:44:41 +03:00
2015-09-01 14:48:40 +02:00
2015-06-27 12:44:34 -07:00
2015-07-03 18:55:18 +02:00
2015-07-04 14:13:43 -07:00
2015-07-01 15:19:35 -07:00
2015-07-02 14:40:49 -07:00
2015-06-18 00:19:56 +01:00
2015-06-26 15:46:08 -07:00
2015-07-04 14:13:43 -07:00
2015-07-01 10:49:25 -07:00
2015-07-02 14:40:49 -07:00
2015-07-04 19:36:06 -07:00
2015-06-28 12:32:13 -07:00
2015-07-04 14:13:43 -07:00
2015-07-10 21:44:19 +02:00
2015-07-03 16:02:25 -07:00
2015-07-01 19:33:16 -07:00
2015-07-04 14:13:43 -07:00
2015-06-24 21:24:10 -04:00
2015-06-29 10:34:42 -07:00