Files
linux/arch/mips/kernel
Paul Cercueil 8041edb592 MIPS: Fix Ingenic SoCs sometimes reporting wrong ISA
The config0 register in the Xburst CPUs with a processor ID of
PRID_COMP_INGENIC_D0 report themselves as MIPS32r2 compatible,
but they don't actually support this ISA.

Signed-off-by: Paul Cercueil <paul@crapouillou.net>
Signed-off-by: Paul Burton <paul.burton@mips.com>
Cc: Ralf Baechle <ralf@linux-mips.org>
Cc: James Hogan <jhogan@kernel.org>
Cc: od@zcrc.me
Cc: linux-mips@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
2019-05-09 16:39:27 -07:00
..
2018-12-03 13:42:38 -08:00
2017-11-03 09:02:30 -07:00
2018-10-31 08:54:16 -07:00
2019-03-04 10:50:14 -08:00
2019-03-04 10:50:14 -08:00
2018-06-24 09:26:01 -07:00
2018-08-31 11:49:20 -07:00
2019-02-19 12:46:03 -08:00
2019-02-04 10:56:41 -08:00
2018-10-31 08:54:16 -07:00
2018-12-03 13:42:38 -08:00