Files
linux/drivers/gpu/drm
Marek Vasut 9c433c87e8 drm/bridge: tc358767: Set LSCLK divider for SYSCLK to 1
The only information in the datasheet regarding this divider is a note
in SYS_PLLPARAM register documentation which states that when LSCLK is
270 MHz, LSCLK_DIV should be 1. What should LSCLK_DIV be set to when
LSCLK is 162 MHz (for DP 1.62G mode) is unclear, but empirical test
confirms using LSCLK_DIV 1 has no adverse effects either. In the worst
case, the internal TC358767 clock would run faster.

Reviewed-by: Alexander Stein <alexander.stein@ew.tq-group.com>
Signed-off-by: Marek Vasut <marex@denx.de>
Signed-off-by: Robert Foss <rfoss@kernel.org>
Link: https://patchwork.freedesktop.org/patch/msgid/20240625120334.145320-4-marex@denx.de
2024-06-27 11:07:07 +02:00
..
2024-05-27 11:08:31 +02:00
2024-05-27 11:08:31 +02:00
2024-06-17 08:02:48 -03:00
2024-05-02 11:33:17 +02:00
2024-06-26 15:32:03 +02:00
2024-05-02 11:33:18 +02:00
2024-06-18 10:06:35 +02:00
2024-05-02 11:33:22 +02:00
2024-04-25 20:55:49 -07:00
2024-06-17 10:38:18 +03:00
2024-05-08 15:31:58 +03:00
2024-06-06 14:46:15 -04:00
2024-02-26 11:41:07 +01:00