Files
linux/drivers
Paulo Zanoni b8fc2f6a18 drm/i915: set the correct eDP aux channel clock divider on DDI
The cdclk frequency is not always the same, so the value here should
be adjusted to match it.

Version 2: call intel_ddi_get_cdclk_freq instead of reading
CDCLK_FREQ, because the register is just for earlier HW steppings.

Signed-off-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2012-10-26 10:24:50 +02:00
..
2012-10-11 00:45:21 -07:00
2012-09-26 22:28:21 -04:00
2012-10-16 14:41:47 -04:00
2012-10-17 15:53:03 -05:00
2012-10-16 18:07:12 -07:00