Files
linux/arch/mips
Kevin Cernekee bbf2ba67cd MIPS: BMIPS: Select the appropriate L1_CACHE_SHIFT for 438x and 5000 CPUs
BMIPS438x has a 64-byte D$ line size and BMIPS5000 has a 128-byte L2
line size.  If L1_CACHE_SHIFT is undersized, DMA buffers will not be
cacheline-aligned and terrible things will happen.

Signed-off-by: Kevin Cernekee <cernekee@gmail.com>
Cc: f.fainelli@gmail.com
Cc: mbizon@freebox.fr
Cc: jogo@openwrt.org
Cc: jfraser@broadcom.com
Cc: linux-mips@linux-mips.org
Cc: devicetree@vger.kernel.org
Patchwork: https://patchwork.linux-mips.org/patch/8164/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2014-11-24 07:45:11 +01:00
..
2014-11-24 07:44:51 +01:00
2014-11-24 07:44:49 +01:00
2013-11-26 12:12:27 +01:00
2014-11-24 07:45:07 +01:00
2014-11-24 07:44:51 +01:00
2014-11-24 07:44:49 +01:00
2014-11-24 07:44:49 +01:00
2014-11-24 07:44:49 +01:00
2014-11-24 07:44:49 +01:00
2014-11-24 07:44:51 +01:00
2014-05-30 16:10:20 +02:00