Files
linux/arch/mips/include/asm
David Daney 82622284dd MIPS: Put PGD in C0_CONTEXT for 64-bit R2 processors.
Processors that support the mips64r2 ISA can in four instructions
convert a shifted PGD pointer stored in the upper bits of c0_context
into a usable pointer.  By doing this we save a memory load and
associated potential cache miss in the TLB exception handlers.

Since the upper bits of c0_context were holding the CPU number, we
move this to the upper bits of c0_xcontext which doesn't have enough
bits to hold the PGD pointer, but has plenty for the CPU number.

Signed-off-by: David Daney <ddaney@caviumnetworks.com>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2009-12-17 01:57:01 +00:00
..
2009-09-17 20:07:42 +02:00
2009-11-02 12:00:01 +01:00
2009-06-17 11:06:27 +01:00
2009-07-03 15:45:26 +01:00
2008-12-12 18:12:23 +00:00
2009-12-05 09:10:12 -08:00
2009-07-03 15:45:29 +01:00
2009-12-16 07:20:12 -08:00
2009-06-07 05:01:00 -07:00
2009-12-10 15:02:50 +01:00
2009-05-14 13:50:29 +01:00
2009-06-17 11:06:28 +01:00
2008-10-20 08:52:41 -07:00
2009-06-17 11:06:30 +01:00
2009-09-09 13:29:18 -07:00
2009-09-22 07:17:41 -07:00
2009-07-03 15:45:27 +01:00
2009-11-02 12:00:01 +01:00
2009-06-17 11:06:31 +01:00
2009-12-01 16:15:49 -08:00