mirror/tp
1
0
Fork 0
mirror of https://github.com/zeldaret/tp synced 2026-09-01 17:49:58 -04:00
Code Issues Packages Projects Releases Wiki Activity

migrate remaining d_save and m_Do_main asm to inline, add intial class mapping for dFile_select_c

Browse Source
This commit is contained in:
unknown
2020-11-29 20:16:52 -05:00
parent 58afa9ed78
commit 44b14ec128
163 changed files with 1975 additions and 1732 deletions
Download Patch File Download Diff File Expand all files Collapse all files
asm/J2DGraph/J2DMatBlock.s
+8 -8
View File
@@ -2304,7 +2304,7 @@ lbl_802ED40C:
/* 802ED428 002EA368 7C 08 02 A6 */ mflr r0
/* 802ED42C 002EA36C 90 01 00 24 */ stw r0, 0x24(r1)
/* 802ED430 002EA370 39 61 00 20 */ addi r11, r1, 0x20
/* 802ED434 002EA374 48 07 4D 9D */ bl func_803621D0
/* 802ED434 002EA374 48 07 4D 9D */ bl _savegpr_26
/* 802ED438 002EA378 7C 7A 1B 78 */ mr r26, r3
/* 802ED43C 002EA37C 7C 9B 23 78 */ mr r27, r4
/* 802ED440 002EA380 7C BC 2B 78 */ mr r28, r5
@@ -2356,7 +2356,7 @@ lbl_802ED4E0:
/* 802ED4E0 002EA420 38 60 00 01 */ li r3, 1
lbl_802ED4E4:
/* 802ED4E4 002EA424 39 61 00 20 */ addi r11, r1, 0x20
/* 802ED4E8 002EA428 48 07 4D 35 */ bl func_8036221C
/* 802ED4E8 002EA428 48 07 4D 35 */ bl _restgpr_26
/* 802ED4EC 002EA42C 80 01 00 24 */ lwz r0, 0x24(r1)
/* 802ED4F0 002EA430 7C 08 03 A6 */ mtlr r0
/* 802ED4F4 002EA434 38 21 00 20 */ addi r1, r1, 0x20
@@ -3765,7 +3765,7 @@ lbl_802EE8B4:
/* 802EE8D0 002EB810 7C 08 02 A6 */ mflr r0
/* 802EE8D4 002EB814 90 01 00 24 */ stw r0, 0x24(r1)
/* 802EE8D8 002EB818 39 61 00 20 */ addi r11, r1, 0x20
/* 802EE8DC 002EB81C 48 07 38 F5 */ bl func_803621D0
/* 802EE8DC 002EB81C 48 07 38 F5 */ bl _savegpr_26
/* 802EE8E0 002EB820 7C 7A 1B 78 */ mr r26, r3
/* 802EE8E4 002EB824 7C 9B 23 78 */ mr r27, r4
/* 802EE8E8 002EB828 7C BC 2B 78 */ mr r28, r5
@@ -3817,7 +3817,7 @@ lbl_802EE988:
/* 802EE988 002EB8C8 38 60 00 01 */ li r3, 1
lbl_802EE98C:
/* 802EE98C 002EB8CC 39 61 00 20 */ addi r11, r1, 0x20
/* 802EE990 002EB8D0 48 07 38 8D */ bl func_8036221C
/* 802EE990 002EB8D0 48 07 38 8D */ bl _restgpr_26
/* 802EE994 002EB8D4 80 01 00 24 */ lwz r0, 0x24(r1)
/* 802EE998 002EB8D8 7C 08 03 A6 */ mtlr r0
/* 802EE99C 002EB8DC 38 21 00 20 */ addi r1, r1, 0x20
@@ -5223,7 +5223,7 @@ lbl_802EFD50:
/* 802EFD6C 002ECCAC 7C 08 02 A6 */ mflr r0
/* 802EFD70 002ECCB0 90 01 00 24 */ stw r0, 0x24(r1)
/* 802EFD74 002ECCB4 39 61 00 20 */ addi r11, r1, 0x20
/* 802EFD78 002ECCB8 48 07 24 59 */ bl func_803621D0
/* 802EFD78 002ECCB8 48 07 24 59 */ bl _savegpr_26
/* 802EFD7C 002ECCBC 7C 7A 1B 78 */ mr r26, r3
/* 802EFD80 002ECCC0 7C 9B 23 78 */ mr r27, r4
/* 802EFD84 002ECCC4 7C BC 2B 78 */ mr r28, r5
@@ -5275,7 +5275,7 @@ lbl_802EFE24:
/* 802EFE24 002ECD64 38 60 00 01 */ li r3, 1
lbl_802EFE28:
/* 802EFE28 002ECD68 39 61 00 20 */ addi r11, r1, 0x20
/* 802EFE2C 002ECD6C 48 07 23 F1 */ bl func_8036221C
/* 802EFE2C 002ECD6C 48 07 23 F1 */ bl _restgpr_26
/* 802EFE30 002ECD70 80 01 00 24 */ lwz r0, 0x24(r1)
/* 802EFE34 002ECD74 7C 08 03 A6 */ mtlr r0
/* 802EFE38 002ECD78 38 21 00 20 */ addi r1, r1, 0x20
@@ -6673,7 +6673,7 @@ lbl_802F11D0:
/* 802F11EC 002EE12C 7C 08 02 A6 */ mflr r0
/* 802F11F0 002EE130 90 01 00 24 */ stw r0, 0x24(r1)
/* 802F11F4 002EE134 39 61 00 20 */ addi r11, r1, 0x20
/* 802F11F8 002EE138 48 07 0F D9 */ bl func_803621D0
/* 802F11F8 002EE138 48 07 0F D9 */ bl _savegpr_26
/* 802F11FC 002EE13C 7C 7A 1B 78 */ mr r26, r3
/* 802F1200 002EE140 7C 9B 23 78 */ mr r27, r4
/* 802F1204 002EE144 7C BC 2B 78 */ mr r28, r5
@@ -6725,7 +6725,7 @@ lbl_802F12A4:
/* 802F12A4 002EE1E4 38 60 00 01 */ li r3, 1
lbl_802F12A8:
/* 802F12A8 002EE1E8 39 61 00 20 */ addi r11, r1, 0x20
/* 802F12AC 002EE1EC 48 07 0F 71 */ bl func_8036221C
/* 802F12AC 002EE1EC 48 07 0F 71 */ bl _restgpr_26
/* 802F12B0 002EE1F0 80 01 00 24 */ lwz r0, 0x24(r1)
/* 802F12B4 002EE1F4 7C 08 03 A6 */ mtlr r0
/* 802F12B8 002EE1F8 38 21 00 20 */ addi r1, r1, 0x20