mirror/tp
1
0
Fork 0
mirror of https://github.com/zeldaret/tp synced 2026-09-03 02:03:55 -04:00
Code Issues Packages Projects Releases Wiki Activity

migrate remaining d_save and m_Do_main asm to inline, add intial class mapping for dFile_select_c

Browse Source
This commit is contained in:
unknown
2020-11-29 20:16:52 -05:00
parent 58afa9ed78
commit 44b14ec128
163 changed files with 1975 additions and 1732 deletions
Download Patch File Download Diff File Expand all files Collapse all files
asm/d/msg/d_msg_class.s
+4 -4
View File
@@ -5127,7 +5127,7 @@ lbl_8022CDA0:
/* 8022CDD0 00229D10 7C 08 02 A6 */ mflr r0
/* 8022CDD4 00229D14 90 01 00 34 */ stw r0, 0x34(r1)
/* 8022CDD8 00229D18 39 61 00 30 */ addi r11, r1, 0x30
/* 8022CDDC 00229D1C 48 13 53 F5 */ bl func_803621D0
/* 8022CDDC 00229D1C 48 13 53 F5 */ bl _savegpr_26
/* 8022CDE0 00229D20 7C 7E 1B 78 */ mr r30, r3
/* 8022CDE4 00229D24 83 E3 00 04 */ lwz r31, 4(r3)
/* 8022CDE8 00229D28 C0 02 B0 60 */ lfs f0, lbl_80454A60-_SDA2_BASE_(r2)
@@ -5254,7 +5254,7 @@ lbl_8022CF60:
/* 8022CFBC 00229EFC 48 00 18 A5 */ bl jmessage_tRenderingProcessor_NS_do_scale
lbl_8022CFC0:
/* 8022CFC0 00229F00 39 61 00 30 */ addi r11, r1, 0x30
/* 8022CFC4 00229F04 48 13 52 59 */ bl func_8036221C
/* 8022CFC4 00229F04 48 13 52 59 */ bl _restgpr_26
/* 8022CFC8 00229F08 80 01 00 34 */ lwz r0, 0x34(r1)
/* 8022CFCC 00229F0C 7C 08 03 A6 */ mtlr r0
/* 8022CFD0 00229F10 38 21 00 30 */ addi r1, r1, 0x30
@@ -7371,7 +7371,7 @@ jmessage_tRenderingProcessor_NS_do_strcat:
/* 8022EF04 0022BE44 7C 08 02 A6 */ mflr r0
/* 8022EF08 0022BE48 90 01 00 54 */ stw r0, 0x54(r1)
/* 8022EF0C 0022BE4C 39 61 00 50 */ addi r11, r1, 0x50
/* 8022EF10 0022BE50 48 13 32 C1 */ bl func_803621D0
/* 8022EF10 0022BE50 48 13 32 C1 */ bl _savegpr_26
/* 8022EF14 0022BE54 7C 7C 1B 78 */ mr r28, r3
/* 8022EF18 0022BE58 7C 9D 23 78 */ mr r29, r4
/* 8022EF1C 0022BE5C 7C BA 2B 78 */ mr r26, r5
@@ -7519,7 +7519,7 @@ lbl_8022F110:
/* 8022F12C 0022C06C 48 13 99 91 */ bl func_80368ABC
lbl_8022F130:
/* 8022F130 0022C070 39 61 00 50 */ addi r11, r1, 0x50
/* 8022F134 0022C074 48 13 30 E9 */ bl func_8036221C
/* 8022F134 0022C074 48 13 30 E9 */ bl _restgpr_26
/* 8022F138 0022C078 80 01 00 54 */ lwz r0, 0x54(r1)
/* 8022F13C 0022C07C 7C 08 03 A6 */ mtlr r0
/* 8022F140 0022C080 38 21 00 50 */ addi r1, r1, 0x50