mirror/tp
1
0
Fork 0
mirror of https://github.com/zeldaret/tp synced 2026-07-30 16:04:03 -04:00
Code Issues Packages Projects Releases Wiki Activity

more d_save funcs OK, initial map out of dcomifg_play_c and it's classes

Browse Source
This commit is contained in:
Pheenoh
2021-01-02 17:47:43 -05:00
parent 992cf48c7f
commit 458be4d8cb
203 changed files with 1931 additions and 941 deletions
Download Patch File Download Diff File Expand all files Collapse all files
asm/f/op/actor/f_op_actor_mng.s
+15 -15
View File
@@ -200,7 +200,7 @@ createAppend:
/* 80019B20 00016A60 7C 08 02 A6 */ mflr r0
/* 80019B24 00016A64 90 01 00 44 */ stw r0, 0x44(r1)
/* 80019B28 00016A68 39 61 00 40 */ addi r11, r1, 0x40
/* 80019B2C 00016A6C 48 34 86 9D */ bl func_803621C8
/* 80019B2C 00016A6C 48 34 86 9D */ bl _savegpr_24
/* 80019B30 00016A70 7C 78 1B 78 */ mr r24, r3
/* 80019B34 00016A74 7C 9D 23 78 */ mr r29, r4
/* 80019B38 00016A78 7C B9 2B 78 */ mr r25, r5
@@ -286,7 +286,7 @@ lbl_80019C54:
/* 80019C5C 00016B9C 9B C3 00 20 */ stb r30, 0x20(r3)
lbl_80019C60:
/* 80019C60 00016BA0 39 61 00 40 */ addi r11, r1, 0x40
/* 80019C64 00016BA4 48 34 85 B1 */ bl func_80362214
/* 80019C64 00016BA4 48 34 85 B1 */ bl _restgpr_24
/* 80019C68 00016BA8 80 01 00 44 */ lwz r0, 0x44(r1)
/* 80019C6C 00016BAC 7C 08 03 A6 */ mtlr r0
/* 80019C70 00016BB0 38 21 00 40 */ addi r1, r1, 0x40
@@ -449,7 +449,7 @@ fopAcM_fastCreate_X1_:
/* 80019E70 00016DB0 7C 08 02 A6 */ mflr r0
/* 80019E74 00016DB4 90 01 00 34 */ stw r0, 0x34(r1)
/* 80019E78 00016DB8 39 61 00 30 */ addi r11, r1, 0x30
/* 80019E7C 00016DBC 48 34 83 51 */ bl func_803621CC
/* 80019E7C 00016DBC 48 34 83 51 */ bl _savegpr_25
/* 80019E80 00016DC0 7C 99 23 78 */ mr r25, r4
/* 80019E84 00016DC4 7C BA 2B 78 */ mr r26, r5
/* 80019E88 00016DC8 7C DB 33 78 */ mr r27, r6
@@ -697,7 +697,7 @@ fopAcM_entrySolidHeap_:
/* 8001A1EC 0001712C 7C 08 02 A6 */ mflr r0
/* 8001A1F0 00017130 90 01 00 34 */ stw r0, 0x34(r1)
/* 8001A1F4 00017134 39 61 00 30 */ addi r11, r1, 0x30
/* 8001A1F8 00017138 48 34 7F D1 */ bl func_803621C8
/* 8001A1F8 00017138 48 34 7F D1 */ bl _savegpr_24
/* 8001A1FC 0001713C 7C 7B 1B 78 */ mr r27, r3
/* 8001A200 00017140 7C 9C 23 78 */ mr r28, r4
/* 8001A204 00017144 7C BD 2B 78 */ mr r29, r5
@@ -880,7 +880,7 @@ lbl_8001A47C:
/* 8001A494 000173D4 38 60 00 00 */ li r3, 0
lbl_8001A498:
/* 8001A498 000173D8 39 61 00 30 */ addi r11, r1, 0x30
/* 8001A49C 000173DC 48 34 7D 79 */ bl func_80362214
/* 8001A49C 000173DC 48 34 7D 79 */ bl _restgpr_24
/* 8001A4A0 000173E0 80 01 00 34 */ lwz r0, 0x34(r1)
/* 8001A4A4 000173E4 7C 08 03 A6 */ mtlr r0
/* 8001A4A8 000173E8 38 21 00 30 */ addi r1, r1, 0x30
@@ -1983,7 +1983,7 @@ fopAcM_orderOtherEvent:
/* 8001B3D0 00018310 7C 08 02 A6 */ mflr r0
/* 8001B3D4 00018314 90 01 00 34 */ stw r0, 0x34(r1)
/* 8001B3D8 00018318 39 61 00 30 */ addi r11, r1, 0x30
/* 8001B3DC 0001831C 48 34 6D F1 */ bl func_803621CC
/* 8001B3DC 0001831C 48 34 6D F1 */ bl _savegpr_25
/* 8001B3E0 00018320 7C 7C 1B 78 */ mr r28, r3
/* 8001B3E4 00018324 7C 88 23 78 */ mr r8, r4
/* 8001B3E8 00018328 7C BD 2B 78 */ mr r29, r5
@@ -2063,7 +2063,7 @@ fopAcM_orderOtherEvent_X1_:
/* 8001B4E4 00018424 7C 08 02 A6 */ mflr r0
/* 8001B4E8 00018428 90 01 00 34 */ stw r0, 0x34(r1)
/* 8001B4EC 0001842C 39 61 00 30 */ addi r11, r1, 0x30
/* 8001B4F0 00018430 48 34 6C D9 */ bl func_803621C8
/* 8001B4F0 00018430 48 34 6C D9 */ bl _savegpr_24
/* 8001B4F4 00018434 7C 7A 1B 78 */ mr r26, r3
/* 8001B4F8 00018438 7C 9B 23 78 */ mr r27, r4
/* 8001B4FC 0001843C 7C DC 33 78 */ mr r28, r6
@@ -2127,7 +2127,7 @@ lbl_8001B5A4:
/* 8001B5C8 00018508 48 02 60 A1 */ bl dEvt_control_c_NS_order
lbl_8001B5CC:
/* 8001B5CC 0001850C 39 61 00 30 */ addi r11, r1, 0x30
/* 8001B5D0 00018510 48 34 6C 45 */ bl func_80362214
/* 8001B5D0 00018510 48 34 6C 45 */ bl _restgpr_24
/* 8001B5D4 00018514 80 01 00 34 */ lwz r0, 0x34(r1)
/* 8001B5D8 00018518 7C 08 03 A6 */ mtlr r0
/* 8001B5DC 0001851C 38 21 00 30 */ addi r1, r1, 0x30
@@ -2181,7 +2181,7 @@ fopAcM_orderOtherEventId:
/* 8001B680 000185C0 7C 08 02 A6 */ mflr r0
/* 8001B684 000185C4 90 01 00 34 */ stw r0, 0x34(r1)
/* 8001B688 000185C8 39 61 00 30 */ addi r11, r1, 0x30
/* 8001B68C 000185CC 48 34 6B 3D */ bl func_803621C8
/* 8001B68C 000185CC 48 34 6B 3D */ bl _savegpr_24
/* 8001B690 000185D0 7C 7A 1B 78 */ mr r26, r3
/* 8001B694 000185D4 7C 9B 23 78 */ mr r27, r4
/* 8001B698 000185D8 7C BC 2B 78 */ mr r28, r5
@@ -2259,7 +2259,7 @@ lbl_8001B76C:
/* 8001B798 000186D8 48 02 5E D1 */ bl dEvt_control_c_NS_order
lbl_8001B79C:
/* 8001B79C 000186DC 39 61 00 30 */ addi r11, r1, 0x30
/* 8001B7A0 000186E0 48 34 6A 75 */ bl func_80362214
/* 8001B7A0 000186E0 48 34 6A 75 */ bl _restgpr_24
/* 8001B7A4 000186E4 80 01 00 34 */ lwz r0, 0x34(r1)
/* 8001B7A8 000186E8 7C 08 03 A6 */ mtlr r0
/* 8001B7AC 000186EC 38 21 00 30 */ addi r1, r1, 0x30
@@ -2590,7 +2590,7 @@ fopAcM_createItemForPresentDemo:
/* 8001BBEC 00018B2C 7C 08 02 A6 */ mflr r0
/* 8001BBF0 00018B30 90 01 00 34 */ stw r0, 0x34(r1)
/* 8001BBF4 00018B34 39 61 00 30 */ addi r11, r1, 0x30
/* 8001BBF8 00018B38 48 34 65 D5 */ bl func_803621CC
/* 8001BBF8 00018B38 48 34 65 D5 */ bl _savegpr_25
/* 8001BBFC 00018B3C 7C 79 1B 78 */ mr r25, r3
/* 8001BC00 00018B40 7C 9A 23 78 */ mr r26, r4
/* 8001BC04 00018B44 7C BB 2B 78 */ mr r27, r5
@@ -3049,7 +3049,7 @@ fopAcM_createItem:
/* 8001C244 00019184 7C 08 02 A6 */ mflr r0
/* 8001C248 00019188 90 01 00 44 */ stw r0, 0x44(r1)
/* 8001C24C 0001918C 39 61 00 40 */ addi r11, r1, 0x40
/* 8001C250 00019190 48 34 5F 7D */ bl func_803621CC
/* 8001C250 00019190 48 34 5F 7D */ bl _savegpr_25
/* 8001C254 00019194 7C 7B 1B 78 */ mr r27, r3
/* 8001C258 00019198 7C 9C 23 78 */ mr r28, r4
/* 8001C25C 0001919C 7C B9 2B 78 */ mr r25, r5
@@ -3166,7 +3166,7 @@ fopAcM_fastCreateItem2:
/* 8001C3E4 00019324 7C 08 02 A6 */ mflr r0
/* 8001C3E8 00019328 90 01 00 44 */ stw r0, 0x44(r1)
/* 8001C3EC 0001932C 39 61 00 40 */ addi r11, r1, 0x40
/* 8001C3F0 00019330 48 34 5D DD */ bl func_803621CC
/* 8001C3F0 00019330 48 34 5D DD */ bl _savegpr_25
/* 8001C3F4 00019334 7C 7B 1B 78 */ mr r27, r3
/* 8001C3F8 00019338 7C 9C 23 78 */ mr r28, r4
/* 8001C3FC 0001933C 7C B9 2B 78 */ mr r25, r5
@@ -3487,7 +3487,7 @@ lbl_8001C858:
/* 8001C874 000197B4 7C 08 02 A6 */ mflr r0
/* 8001C878 000197B8 90 01 00 44 */ stw r0, 0x44(r1)
/* 8001C87C 000197BC 39 61 00 40 */ addi r11, r1, 0x40
/* 8001C880 000197C0 48 34 59 49 */ bl func_803621C8
/* 8001C880 000197C0 48 34 59 49 */ bl _savegpr_24
/* 8001C884 000197C4 7C 7E 1B 78 */ mr r30, r3
/* 8001C888 000197C8 7C 9F 23 78 */ mr r31, r4
/* 8001C88C 000197CC 7C B8 2B 78 */ mr r24, r5
@@ -3538,7 +3538,7 @@ lbl_8001C8F8:
/* 8001C93C 0001987C 39 40 FF FF */ li r10, -1
/* 8001C940 00019880 4B FF D3 D9 */ bl fopAcM_create
/* 8001C944 00019884 39 61 00 40 */ addi r11, r1, 0x40
/* 8001C948 00019888 48 34 58 CD */ bl func_80362214
/* 8001C948 00019888 48 34 58 CD */ bl _restgpr_24
/* 8001C94C 0001988C 80 01 00 44 */ lwz r0, 0x44(r1)
/* 8001C950 00019890 7C 08 03 A6 */ mtlr r0
/* 8001C954 00019894 38 21 00 40 */ addi r1, r1, 0x40