mirror/tp
1
0
Fork 0
mirror of https://github.com/zeldaret/tp synced 2026-07-07 22:22:05 -04:00
Code Issues Packages Projects Releases Wiki Activity

Migrate many functions from d_save.s

Browse Source
This commit is contained in:
unknown
2020-09-13 02:51:05 -04:00
parent a545ed5837
commit 6359c5f82b
256 changed files with 4307 additions and 3864 deletions
Download Patch File Download Diff File Expand all files Collapse all files
asm/JSupport/JSUFileStream.s
+2 -2
View File
@@ -26,7 +26,7 @@ JSUFileInputStream:
/* 802DC680 002D95C0 7C 08 02 A6 */ mflr r0
/* 802DC684 002D95C4 90 01 00 24 */ stw r0, 0x24(r1)
/* 802DC688 002D95C8 39 61 00 20 */ addi r11, r1, 0x20
/* 802DC68C 002D95CC 48 08 5B 4D */ bl func_803621D8
/* 802DC68C 002D95CC 48 08 5B 4D */ bl _savegpr_28
/* 802DC690 002D95D0 7C 7C 1B 78 */ mr r28, r3
/* 802DC694 002D95D4 7C 9D 23 78 */ mr r29, r4
/* 802DC698 002D95D8 7C BE 2B 78 */ mr r30, r5
@@ -73,7 +73,7 @@ lbl_802DC730:
/* 802DC730 002D9670 7F E3 FB 78 */ mr r3, r31
lbl_802DC734:
/* 802DC734 002D9674 39 61 00 20 */ addi r11, r1, 0x20
/* 802DC738 002D9678 48 08 5A ED */ bl func_80362224
/* 802DC738 002D9678 48 08 5A ED */ bl _restgpr_28
/* 802DC73C 002D967C 80 01 00 24 */ lwz r0, 0x24(r1)
/* 802DC740 002D9680 7C 08 03 A6 */ mtlr r0
/* 802DC744 002D9684 38 21 00 20 */ addi r1, r1, 0x20
asm/JSupport/JSUInputStream.s
+2 -2
View File
@@ -162,7 +162,7 @@ JSURandomInputStream_NS_peek:
/* 802DC45C 002D939C 7C 08 02 A6 */ mflr r0
/* 802DC460 002D93A0 90 01 00 24 */ stw r0, 0x24(r1)
/* 802DC464 002D93A4 39 61 00 20 */ addi r11, r1, 0x20
/* 802DC468 002D93A8 48 08 5D 71 */ bl func_803621D8
/* 802DC468 002D93A8 48 08 5D 71 */ bl _savegpr_28
/* 802DC46C 002D93AC 7C 7C 1B 78 */ mr r28, r3
/* 802DC470 002D93B0 7C 9D 23 78 */ mr r29, r4
/* 802DC474 002D93B4 7C BE 2B 78 */ mr r30, r5
@@ -187,7 +187,7 @@ JSURandomInputStream_NS_peek:
lbl_802DC4C0:
/* 802DC4C0 002D9400 7F C3 F3 78 */ mr r3, r30
/* 802DC4C4 002D9404 39 61 00 20 */ addi r11, r1, 0x20
/* 802DC4C8 002D9408 48 08 5D 5D */ bl func_80362224
/* 802DC4C8 002D9408 48 08 5D 5D */ bl _restgpr_28
/* 802DC4CC 002D940C 80 01 00 24 */ lwz r0, 0x24(r1)
/* 802DC4D0 002D9410 7C 08 03 A6 */ mtlr r0
/* 802DC4D4 002D9414 38 21 00 20 */ addi r1, r1, 0x20