mirror/tp
1
0
Fork 0
mirror of https://github.com/zeldaret/tp synced 2026-08-01 08:17:31 -04:00
Code Issues Packages Projects Releases Wiki Activity

Migrate many functions from d_save.s

Browse Source
This commit is contained in:
unknown
2020-09-13 02:51:05 -04:00
parent a545ed5837
commit 6359c5f82b
256 changed files with 4307 additions and 3864 deletions
Download Patch File Download Diff File Expand all files Collapse all files
asm/d/d_model.s
+4 -4
View File
@@ -7,7 +7,7 @@
/* 8009C500 00099440 7C 08 02 A6 */ mflr r0
/* 8009C504 00099444 90 01 00 64 */ stw r0, 0x64(r1)
/* 8009C508 00099448 39 61 00 60 */ addi r11, r1, 0x60
/* 8009C50C 0009944C 48 2C 5C CD */ bl func_803621D8
/* 8009C50C 0009944C 48 2C 5C CD */ bl _savegpr_28
/* 8009C510 00099450 7C 7F 1B 78 */ mr r31, r3
/* 8009C514 00099454 80 83 00 10 */ lwz r4, 0x10(r3)
/* 8009C518 00099458 80 04 00 A0 */ lwz r0, 0xa0(r4)
@@ -85,7 +85,7 @@ lbl_8009C628:
/* 8009C630 00099570 38 00 00 00 */ li r0, 0
/* 8009C634 00099574 98 1F 00 1A */ stb r0, 0x1a(r31)
/* 8009C638 00099578 39 61 00 60 */ addi r11, r1, 0x60
/* 8009C63C 0009957C 48 2C 5B E9 */ bl func_80362224
/* 8009C63C 0009957C 48 2C 5B E9 */ bl _restgpr_28
/* 8009C640 00099580 80 01 00 64 */ lwz r0, 0x64(r1)
/* 8009C644 00099584 7C 08 03 A6 */ mtlr r0
/* 8009C648 00099588 38 21 00 60 */ addi r1, r1, 0x60
@@ -160,7 +160,7 @@ dMdl_mng_c_NS_entry:
/* 8009C728 00099668 7C 08 02 A6 */ mflr r0
/* 8009C72C 0009966C 90 01 00 24 */ stw r0, 0x24(r1)
/* 8009C730 00099670 39 61 00 20 */ addi r11, r1, 0x20
/* 8009C734 00099674 48 2C 5A A1 */ bl func_803621D4
/* 8009C734 00099674 48 2C 5A A1 */ bl _savegpr_27
/* 8009C738 00099678 7C 7B 1B 78 */ mr r27, r3
/* 8009C73C 0009967C 7C 9C 23 78 */ mr r28, r4
/* 8009C740 00099680 7C BD 2B 78 */ mr r29, r5
@@ -188,7 +188,7 @@ lbl_8009C790:
/* 8009C790 000996D0 7F E3 FB 78 */ mr r3, r31
lbl_8009C794:
/* 8009C794 000996D4 39 61 00 20 */ addi r11, r1, 0x20
/* 8009C798 000996D8 48 2C 5A 89 */ bl func_80362220
/* 8009C798 000996D8 48 2C 5A 89 */ bl _restgpr_27
/* 8009C79C 000996DC 80 01 00 24 */ lwz r0, 0x24(r1)
/* 8009C7A0 000996E0 7C 08 03 A6 */ mtlr r0
/* 8009C7A4 000996E4 38 21 00 20 */ addi r1, r1, 0x20