mirror/tp
1
0
Fork 0
mirror of https://github.com/zeldaret/tp synced 2026-08-20 22:23:53 -04:00
Code Issues Packages Projects Releases Wiki Activity

Fixed _savegpr etc. (#54)

Browse Source 
* renamed func_XXX to _savegpr_XX

* renamed func_XXX to _restgpr_XX

* renamed func_XXX to _savefpr_XX

* renamed func_XXX to _restfpr_XX

* cleanup functions.h and moved intrisics to mwcc.h

* formatting

* cleanup functions.h

* fix bad-formatting from master

Co-authored-by: Julgodis <>
This commit is contained in:
Jonathan Wase
2021-01-03 05:15:12 +01:00
committed by GitHub
parent 609891bc25
commit d2e9db3748
202 changed files with 607 additions and 630 deletions
Download Patch File Download Diff File Expand all files Collapse all files
asm/J3DGraphBase/J3DGD.s
+3 -3
View File
@@ -700,7 +700,7 @@ J3DGDSetVtxAttrFmtv:
/* 8030DB08 0030AA48 7C 08 02 A6 */ mflr r0
/* 8030DB0C 0030AA4C 90 01 00 A4 */ stw r0, 0xa4(r1)
/* 8030DB10 0030AA50 39 61 00 A0 */ addi r11, r1, 0xa0
/* 8030DB14 0030AA54 48 05 46 8D */ bl func_803621A0
/* 8030DB14 0030AA54 48 05 46 8D */ bl _savegpr_14
/* 8030DB18 0030AA58 7C 6F 1B 78 */ mr r15, r3
/* 8030DB1C 0030AA5C 38 00 00 01 */ li r0, 1
/* 8030DB20 0030AA60 90 01 00 48 */ stw r0, 0x48(r1)
@@ -1041,7 +1041,7 @@ lbl_8030DD5C:
/* 8030E044 0030AF84 90 04 00 08 */ stw r0, 8(r4)
/* 8030E048 0030AF88 98 C3 00 00 */ stb r6, 0(r3)
/* 8030E04C 0030AF8C 39 61 00 A0 */ addi r11, r1, 0xa0
/* 8030E050 0030AF90 48 05 41 9D */ bl func_803621EC
/* 8030E050 0030AF90 48 05 41 9D */ bl _restgpr_14
/* 8030E054 0030AF94 80 01 00 A4 */ lwz r0, 0xa4(r1)
/* 8030E058 0030AF98 7C 08 03 A6 */ mtlr r0
/* 8030E05C 0030AF9C 38 21 00 A0 */ addi r1, r1, 0xa0
@@ -2166,7 +2166,7 @@ lbl_8030F078:
/* 8030F0E8 0030C028 90 04 00 08 */ stw r0, 8(r4)
/* 8030F0EC 0030C02C 98 C3 00 00 */ stb r6, 0(r3)
/* 8030F0F0 0030C030 39 61 00 30 */ addi r11, r1, 0x30
/* 8030F0F4 0030C034 48 05 31 1D */ bl func_80362210
/* 8030F0F4 0030C034 48 05 31 1D */ bl _restgpr_23
/* 8030F0F8 0030C038 80 01 00 34 */ lwz r0, 0x34(r1)
/* 8030F0FC 0030C03C 7C 08 03 A6 */ mtlr r0
/* 8030F100 0030C040 38 21 00 30 */ addi r1, r1, 0x30