mirror of
https://github.com/zeldaret/tp
synced 2026-05-23 06:54:28 -04:00
da03a43cef
* add shield assets * add shieldD assets * add GCN US assets * add GCN JP asset enums * add GCN PAL asset enums * add WII asset enums * add WII Rev 2 asset enums * add all other files * change asset include directory to force "res/" prefix * remove wrong duplicate marks * Allow cpp files to reference arc enums * rename all resource files to not begin with "res_" * update res_arc tool to use argparse * remove Stage enums
60 lines
2.2 KiB
C
60 lines
2.2 KiB
C
#ifndef RES_PACK01_01_H
|
|
#define RES_PACK01_01_H
|
|
|
|
enum dRes_INDEX_PACK01_01 {
|
|
/* ARC */
|
|
dRes_INDEX_PACK01_01_ARC_MAN_B_LTW_e=0x3,
|
|
dRes_INDEX_PACK01_01_ARC_MAN_B_TW_e=0x4,
|
|
dRes_INDEX_PACK01_01_ARC_MAN_C_LTW_e=0x5,
|
|
dRes_INDEX_PACK01_01_ARC_MAN_C_TW_e=0x6,
|
|
dRes_INDEX_PACK01_01_ARC_MAS_A_LTW_e=0x7,
|
|
dRes_INDEX_PACK01_01_ARC_MAS_A_TW_e=0x8,
|
|
dRes_INDEX_PACK01_01_ARC_MBN_A_LTW_e=0x9,
|
|
dRes_INDEX_PACK01_01_ARC_MBN_A_TW_e=0xA,
|
|
dRes_INDEX_PACK01_01_ARC_MGENERAL_e=0xB,
|
|
dRes_INDEX_PACK01_01_ARC_MGENRAL_L_e=0xC,
|
|
dRes_INDEX_PACK01_01_ARC_MSPCIAL_L_e=0xD,
|
|
dRes_INDEX_PACK01_01_ARC_MSPECIAL_e=0xE,
|
|
dRes_INDEX_PACK01_01_ARC_OBJECT_e=0xF,
|
|
dRes_INDEX_PACK01_01_ARC_OBJECT_L_e=0x10,
|
|
dRes_INDEX_PACK01_01_ARC_WAN_B2LTW_e=0x11,
|
|
dRes_INDEX_PACK01_01_ARC_WAN_B2_TW_e=0x12,
|
|
dRes_INDEX_PACK01_01_ARC_WGENERAL_e=0x13,
|
|
dRes_INDEX_PACK01_01_ARC_WGENRAL_L_e=0x14,
|
|
dRes_INDEX_PACK01_01_ARC_WGN_A2LTW_e=0x15,
|
|
dRes_INDEX_PACK01_01_ARC_WGN_A2_TW_e=0x16,
|
|
dRes_INDEX_PACK01_01_ARC_WON_A2LTW_e=0x17,
|
|
dRes_INDEX_PACK01_01_ARC_WON_A2_TW_e=0x18,
|
|
dRes_INDEX_PACK01_01_ARC_WSPCIAL_L_e=0x19,
|
|
dRes_INDEX_PACK01_01_ARC_WSPECIAL_e=0x1A,
|
|
};
|
|
|
|
enum dRes_ID_PACK01_01 {
|
|
/* ARC */
|
|
dRes_ID_PACK01_01_ARC_MAN_B_LTW_e=0x3,
|
|
dRes_ID_PACK01_01_ARC_MAN_B_TW_e=0x4,
|
|
dRes_ID_PACK01_01_ARC_MAN_C_LTW_e=0x5,
|
|
dRes_ID_PACK01_01_ARC_MAN_C_TW_e=0x6,
|
|
dRes_ID_PACK01_01_ARC_MAS_A_LTW_e=0x7,
|
|
dRes_ID_PACK01_01_ARC_MAS_A_TW_e=0x8,
|
|
dRes_ID_PACK01_01_ARC_MBN_A_LTW_e=0x9,
|
|
dRes_ID_PACK01_01_ARC_MBN_A_TW_e=0xA,
|
|
dRes_ID_PACK01_01_ARC_MGENERAL_e=0xB,
|
|
dRes_ID_PACK01_01_ARC_MGENRAL_L_e=0xC,
|
|
dRes_ID_PACK01_01_ARC_MSPCIAL_L_e=0xD,
|
|
dRes_ID_PACK01_01_ARC_MSPECIAL_e=0xE,
|
|
dRes_ID_PACK01_01_ARC_OBJECT_e=0xF,
|
|
dRes_ID_PACK01_01_ARC_OBJECT_L_e=0x10,
|
|
dRes_ID_PACK01_01_ARC_WAN_B2LTW_e=0x11,
|
|
dRes_ID_PACK01_01_ARC_WAN_B2_TW_e=0x12,
|
|
dRes_ID_PACK01_01_ARC_WGENERAL_e=0x13,
|
|
dRes_ID_PACK01_01_ARC_WGENRAL_L_e=0x14,
|
|
dRes_ID_PACK01_01_ARC_WGN_A2LTW_e=0x15,
|
|
dRes_ID_PACK01_01_ARC_WGN_A2_TW_e=0x16,
|
|
dRes_ID_PACK01_01_ARC_WON_A2LTW_e=0x17,
|
|
dRes_ID_PACK01_01_ARC_WON_A2_TW_e=0x18,
|
|
dRes_ID_PACK01_01_ARC_WSPCIAL_L_e=0x19,
|
|
dRes_ID_PACK01_01_ARC_WSPECIAL_e=0x1A,
|
|
};
|
|
|
|
#endif /* !RES_PACK01_01_H */ |