mirror of
https://github.com/zeldaret/tp
synced 2026-05-23 06:54:28 -04:00
roeming
da03a43cef
* add shield assets * add shieldD assets * add GCN US assets * add GCN JP asset enums * add GCN PAL asset enums * add WII asset enums * add WII Rev 2 asset enums * add all other files * change asset include directory to force "res/" prefix * remove wrong duplicate marks * Allow cpp files to reference arc enums * rename all resource files to not begin with "res_" * update res_arc tool to use argparse * remove Stage enums
44 lines
1.6 KiB
C
44 lines
1.6 KiB
C
#ifndef RES_PACK01_05_H
|
|
#define RES_PACK01_05_H
|
|
|
|
enum dRes_INDEX_PACK01_05 {
|
|
/* ARC */
|
|
dRes_INDEX_PACK01_05_ARC_MAD_A_LTW_e=0x3,
|
|
dRes_INDEX_PACK01_05_ARC_MAD_A_TW_e=0x4,
|
|
dRes_INDEX_PACK01_05_ARC_MAN_A_LTW_e=0x5,
|
|
dRes_INDEX_PACK01_05_ARC_MAN_A_TW_e=0x6,
|
|
dRes_INDEX_PACK01_05_ARC_MAT_A2LTW_e=0x7,
|
|
dRes_INDEX_PACK01_05_ARC_MAT_A2_TW_e=0x8,
|
|
dRes_INDEX_PACK01_05_ARC_MCN_A_LTW_e=0x9,
|
|
dRes_INDEX_PACK01_05_ARC_MCN_A_TW_e=0xA,
|
|
dRes_INDEX_PACK01_05_ARC_MON_A_LTW_e=0xB,
|
|
dRes_INDEX_PACK01_05_ARC_MON_A_TW_e=0xC,
|
|
dRes_INDEX_PACK01_05_ARC_WAD_A2LTW_e=0xD,
|
|
dRes_INDEX_PACK01_05_ARC_WAD_A2_TW_e=0xE,
|
|
dRes_INDEX_PACK01_05_ARC_WAN_A2LTW_e=0xF,
|
|
dRes_INDEX_PACK01_05_ARC_WAN_A2_TW_e=0x10,
|
|
dRes_INDEX_PACK01_05_ARC_WCN_A2LTW_e=0x11,
|
|
dRes_INDEX_PACK01_05_ARC_WCN_A2_TW_e=0x12,
|
|
};
|
|
|
|
enum dRes_ID_PACK01_05 {
|
|
/* ARC */
|
|
dRes_ID_PACK01_05_ARC_MAD_A_LTW_e=0x3,
|
|
dRes_ID_PACK01_05_ARC_MAD_A_TW_e=0x4,
|
|
dRes_ID_PACK01_05_ARC_MAN_A_LTW_e=0x5,
|
|
dRes_ID_PACK01_05_ARC_MAN_A_TW_e=0x6,
|
|
dRes_ID_PACK01_05_ARC_MAT_A2LTW_e=0x7,
|
|
dRes_ID_PACK01_05_ARC_MAT_A2_TW_e=0x8,
|
|
dRes_ID_PACK01_05_ARC_MCN_A_LTW_e=0x9,
|
|
dRes_ID_PACK01_05_ARC_MCN_A_TW_e=0xA,
|
|
dRes_ID_PACK01_05_ARC_MON_A_LTW_e=0xB,
|
|
dRes_ID_PACK01_05_ARC_MON_A_TW_e=0xC,
|
|
dRes_ID_PACK01_05_ARC_WAD_A2LTW_e=0xD,
|
|
dRes_ID_PACK01_05_ARC_WAD_A2_TW_e=0xE,
|
|
dRes_ID_PACK01_05_ARC_WAN_A2LTW_e=0xF,
|
|
dRes_ID_PACK01_05_ARC_WAN_A2_TW_e=0x10,
|
|
dRes_ID_PACK01_05_ARC_WCN_A2LTW_e=0x11,
|
|
dRes_ID_PACK01_05_ARC_WCN_A2_TW_e=0x12,
|
|
};
|
|
|
|
#endif /* !RES_PACK01_05_H */ |