mirror of
https://github.com/zeldaret/tp
synced 2026-06-15 14:31:46 -04:00
Jonathan Wase
fb1217e3f9
* Added JSUListIterator and decompiled JKRHeap::dispose_subroutine * JKRDisposer! * only 4 functions not OK in JKRHeap * JKRThread asm functions * more JKRThread * JKRThreadSwitch * JKRThread::JKRThread * More JKRTHread functions and vtable * fixed bad merge * update JKRThread and JKRThreadSwitch to use new virtual inheritance * save before asmsplit.py script * JKRFile * JKRDvdFile * JKRFileCache * JKRFileFinder * JKRFileLoader * JKRAssertHeap * JKRExpHeap * JKRSolidHeap * fixed type and functions definitions * JKRArchive (Pub) * missed file * JKRArchive * forgot obj_files.mk * fixed merge error and class members * class members * removed unused asm files * added names to global variables * class members for JKRHeap, JKRExpHeap, JKRSolidHeap, and JKRFileCache.
24 lines
1.1 KiB
ArmAsm
24 lines
1.1 KiB
ArmAsm
/* sync__10JKRDvdFileFv __ct__10JKRDvdFileFv::sync(void) */
|
|
/* JKRDvdFile_NS_sync */
|
|
/* 802D9A70 002D69B0 94 21 FF E0 */ stwu r1, -0x20(r1)
|
|
/* 802D9A74 002D69B4 7C 08 02 A6 */ mflr r0
|
|
/* 802D9A78 002D69B8 90 01 00 24 */ stw r0, 0x24(r1)
|
|
/* 802D9A7C 002D69BC 93 E1 00 1C */ stw r31, 0x1c(r1)
|
|
/* 802D9A80 002D69C0 7C 7F 1B 78 */ mr r31, r3
|
|
/* 802D9A84 002D69C4 38 7F 00 1C */ addi r3, r31, 0x1c
|
|
/* 802D9A88 002D69C8 48 06 55 B9 */ bl OSLockMutex
|
|
/* 802D9A8C 002D69CC 38 7F 00 C0 */ addi r3, r31, 0xc0
|
|
/* 802D9A90 002D69D0 38 81 00 08 */ addi r4, r1, 8
|
|
/* 802D9A94 002D69D4 38 A0 00 01 */ li r5, 1
|
|
/* 802D9A98 002D69D8 48 06 50 25 */ bl OSReceiveMessage
|
|
/* 802D9A9C 002D69DC 38 00 00 00 */ li r0, 0
|
|
/* 802D9AA0 002D69E0 90 1F 00 F4 */ stw r0, 0xf4(r31)
|
|
/* 802D9AA4 002D69E4 38 7F 00 1C */ addi r3, r31, 0x1c
|
|
/* 802D9AA8 002D69E8 48 06 56 75 */ bl OSUnlockMutex
|
|
/* 802D9AAC 002D69EC 80 61 00 08 */ lwz r3, 8(r1)
|
|
/* 802D9AB0 002D69F0 83 E1 00 1C */ lwz r31, 0x1c(r1)
|
|
/* 802D9AB4 002D69F4 80 01 00 24 */ lwz r0, 0x24(r1)
|
|
/* 802D9AB8 002D69F8 7C 08 03 A6 */ mtlr r0
|
|
/* 802D9ABC 002D69FC 38 21 00 20 */ addi r1, r1, 0x20
|
|
/* 802D9AC0 002D6A00 4E 80 00 20 */ blr
|