mirror of
https://github.com/zeldaret/tp
synced 2026-06-27 18:53:08 -04:00
Jonathan Wase
fb1217e3f9
* Added JSUListIterator and decompiled JKRHeap::dispose_subroutine * JKRDisposer! * only 4 functions not OK in JKRHeap * JKRThread asm functions * more JKRThread * JKRThreadSwitch * JKRThread::JKRThread * More JKRTHread functions and vtable * fixed bad merge * update JKRThread and JKRThreadSwitch to use new virtual inheritance * save before asmsplit.py script * JKRFile * JKRDvdFile * JKRFileCache * JKRFileFinder * JKRFileLoader * JKRAssertHeap * JKRExpHeap * JKRSolidHeap * fixed type and functions definitions * JKRArchive (Pub) * missed file * JKRArchive * forgot obj_files.mk * fixed merge error and class members * class members * removed unused asm files * added names to global variables * class members for JKRHeap, JKRExpHeap, JKRSolidHeap, and JKRFileCache.
23 lines
1.1 KiB
ArmAsm
23 lines
1.1 KiB
ArmAsm
/* do_changeGroupID__10JKRExpHeapFUc __ct__10JKRExpHeapFPvUlP7JKRHeapb::do_changeGroupID(unsigned char) */
|
|
/* missing reference */
|
|
/* 802CF928 002CC868 94 21 FF E0 */ stwu r1, -0x20(r1)
|
|
/* 802CF92C 002CC86C 7C 08 02 A6 */ mflr r0
|
|
/* 802CF930 002CC870 90 01 00 24 */ stw r0, 0x24(r1)
|
|
/* 802CF934 002CC874 39 61 00 20 */ addi r11, r1, 0x20
|
|
/* 802CF938 002CC878 48 09 28 A5 */ bl _savegpr_29
|
|
/* 802CF93C 002CC87C 7C 7D 1B 78 */ mr r29, r3
|
|
/* 802CF940 002CC880 7C 9E 23 78 */ mr r30, r4
|
|
/* 802CF944 002CC884 38 7D 00 18 */ addi r3, r29, 0x18
|
|
/* 802CF948 002CC888 48 06 F6 F9 */ bl OSLockMutex
|
|
/* 802CF94C 002CC88C 8B FD 00 6D */ lbz r31, 0x6d(r29)
|
|
/* 802CF950 002CC890 9B DD 00 6D */ stb r30, 0x6d(r29)
|
|
/* 802CF954 002CC894 38 7D 00 18 */ addi r3, r29, 0x18
|
|
/* 802CF958 002CC898 48 06 F7 C5 */ bl OSUnlockMutex
|
|
/* 802CF95C 002CC89C 7F E3 FB 78 */ mr r3, r31
|
|
/* 802CF960 002CC8A0 39 61 00 20 */ addi r11, r1, 0x20
|
|
/* 802CF964 002CC8A4 48 09 28 C5 */ bl _restgpr_29
|
|
/* 802CF968 002CC8A8 80 01 00 24 */ lwz r0, 0x24(r1)
|
|
/* 802CF96C 002CC8AC 7C 08 03 A6 */ mtlr r0
|
|
/* 802CF970 002CC8B0 38 21 00 20 */ addi r1, r1, 0x20
|
|
/* 802CF974 002CC8B4 4E 80 00 20 */ blr
|