mirror of
https://github.com/zeldaret/tp
synced 2026-05-26 07:39:06 -04:00
fb1217e3f9
* Added JSUListIterator and decompiled JKRHeap::dispose_subroutine * JKRDisposer! * only 4 functions not OK in JKRHeap * JKRThread asm functions * more JKRThread * JKRThreadSwitch * JKRThread::JKRThread * More JKRTHread functions and vtable * fixed bad merge * update JKRThread and JKRThreadSwitch to use new virtual inheritance * save before asmsplit.py script * JKRFile * JKRDvdFile * JKRFileCache * JKRFileFinder * JKRFileLoader * JKRAssertHeap * JKRExpHeap * JKRSolidHeap * fixed type and functions definitions * JKRArchive (Pub) * missed file * JKRArchive * forgot obj_files.mk * fixed merge error and class members * class members * removed unused asm files * added names to global variables * class members for JKRHeap, JKRExpHeap, JKRSolidHeap, and JKRFileCache.
25 lines
1.2 KiB
ArmAsm
25 lines
1.2 KiB
ArmAsm
/* __dt__24JSUList<13JKRFileLoader>Fv JSUList<13JKRFileLoader>::__dt(void) */
|
|
/* JSUList_NS_dtor_X6_ */
|
|
/* 802D45E4 002D1524 94 21 FF F0 */ stwu r1, -0x10(r1)
|
|
/* 802D45E8 002D1528 7C 08 02 A6 */ mflr r0
|
|
/* 802D45EC 002D152C 90 01 00 14 */ stw r0, 0x14(r1)
|
|
/* 802D45F0 002D1530 93 E1 00 0C */ stw r31, 0xc(r1)
|
|
/* 802D45F4 002D1534 93 C1 00 08 */ stw r30, 8(r1)
|
|
/* 802D45F8 002D1538 7C 7E 1B 79 */ or. r30, r3, r3
|
|
/* 802D45FC 002D153C 7C 9F 23 78 */ mr r31, r4
|
|
/* 802D4600 002D1540 41 82 00 1C */ beq lbl_802D461C
|
|
/* 802D4604 002D1544 38 80 00 00 */ li r4, 0
|
|
/* 802D4608 002D1548 48 00 78 A5 */ bl __dt__10JSUPtrListFv
|
|
/* 802D460C 002D154C 7F E0 07 35 */ extsh. r0, r31
|
|
/* 802D4610 002D1550 40 81 00 0C */ ble lbl_802D461C
|
|
/* 802D4614 002D1554 7F C3 F3 78 */ mr r3, r30
|
|
/* 802D4618 002D1558 4B FF A7 25 */ bl __dl__FPv
|
|
lbl_802D461C:
|
|
/* 802D461C 002D155C 7F C3 F3 78 */ mr r3, r30
|
|
/* 802D4620 002D1560 83 E1 00 0C */ lwz r31, 0xc(r1)
|
|
/* 802D4624 002D1564 83 C1 00 08 */ lwz r30, 8(r1)
|
|
/* 802D4628 002D1568 80 01 00 14 */ lwz r0, 0x14(r1)
|
|
/* 802D462C 002D156C 7C 08 03 A6 */ mtlr r0
|
|
/* 802D4630 002D1570 38 21 00 10 */ addi r1, r1, 0x10
|
|
/* 802D4634 002D1574 4E 80 00 20 */ blr
|