mirror of
https://github.com/zeldaret/tp
synced 2026-07-02 12:36:25 -04:00
lepelog
0cf65151b3
* split c_math * split c_angle * split c_API_controller_pad * split c_API_graphic * split c_bg_s_chk * c_bg_s_gnd_chk split * more c_bg split * split c_cc_d * delete asm * split c_cc_s * split c_lib * split c_m2d and c_m3d_g_aab * split c_m3d_g_cir * split c_m3d_g_cps * split rest of c_m3d_g * split c_m3d * split c_malloc * split c_request * split c_sxyz * split and partly decompile c_xyz * format * c_angle.h * begin c_angle decomp * c_angle * progress adding stub classes for SComponent * more c_m3d * remove some asm and format * more m3d headers * more c_angle decomp * c_lib headers * add public to classes * fix csXyz member names * c_sxyz partly OK * move Zero csXyz to c_sxyz header * c_API_graphic * delete some unused asm * move math extern data, decompile some functions * delete unused asm * fix duplicated c_angle.h * fix an inlined function name, add more inlined functions for c_angle.h (currently unused) * format Co-authored-by: Pheenoh <pheenoh@gmail.com>
20 lines
949 B
ArmAsm
20 lines
949 B
ArmAsm
/* 80263D38 00260C78 94 21 FF F0 */ stwu r1, -0x10(r1)
|
|
/* 80263D3C 00260C7C 7C 08 02 A6 */ mflr r0
|
|
/* 80263D40 00260C80 90 01 00 14 */ stw r0, 0x14(r1)
|
|
/* 80263D44 00260C84 28 04 00 00 */ cmplwi r4, 0
|
|
/* 80263D48 00260C88 41 82 00 08 */ beq lbl_80263D50
|
|
/* 80263D4C 00260C8C 38 84 00 20 */ addi r4, r4, 0x20
|
|
lbl_80263D50:
|
|
/* 80263D50 00260C90 38 63 00 20 */ addi r3, r3, 0x20
|
|
/* 80263D54 00260C94 48 00 93 C1 */ bl cM3d_Cross_CpsCps__FRC8cM3dGCpsRC8cM3dGCpsP3Vec
|
|
/* 80263D58 00260C98 54 60 06 3F */ clrlwi. r0, r3, 0x18
|
|
/* 80263D5C 00260C9C 41 82 00 0C */ beq lbl_80263D68
|
|
/* 80263D60 00260CA0 38 60 00 01 */ li r3, 1
|
|
/* 80263D64 00260CA4 48 00 00 08 */ b lbl_80263D6C
|
|
lbl_80263D68:
|
|
/* 80263D68 00260CA8 38 60 00 00 */ li r3, 0
|
|
lbl_80263D6C:
|
|
/* 80263D6C 00260CAC 80 01 00 14 */ lwz r0, 0x14(r1)
|
|
/* 80263D70 00260CB0 7C 08 03 A6 */ mtlr r0
|
|
/* 80263D74 00260CB4 38 21 00 10 */ addi r1, r1, 0x10
|
|
/* 80263D78 00260CB8 4E 80 00 20 */ blr |