mirror of
https://github.com/zeldaret/tp
synced 2026-06-10 20:59:01 -04:00
lepelog
0cf65151b3
* split c_math * split c_angle * split c_API_controller_pad * split c_API_graphic * split c_bg_s_chk * c_bg_s_gnd_chk split * more c_bg split * split c_cc_d * delete asm * split c_cc_s * split c_lib * split c_m2d and c_m3d_g_aab * split c_m3d_g_cir * split c_m3d_g_cps * split rest of c_m3d_g * split c_m3d * split c_malloc * split c_request * split c_sxyz * split and partly decompile c_xyz * format * c_angle.h * begin c_angle decomp * c_angle * progress adding stub classes for SComponent * more c_m3d * remove some asm and format * more m3d headers * more c_angle decomp * c_lib headers * add public to classes * fix csXyz member names * c_sxyz partly OK * move Zero csXyz to c_sxyz header * c_API_graphic * delete some unused asm * move math extern data, decompile some functions * delete unused asm * fix duplicated c_angle.h * fix an inlined function name, add more inlined functions for c_angle.h (currently unused) * format Co-authored-by: Pheenoh <pheenoh@gmail.com>
20 lines
949 B
ArmAsm
20 lines
949 B
ArmAsm
/* 80263DC0 00260D00 94 21 FF F0 */ stwu r1, -0x10(r1)
|
|
/* 80263DC4 00260D04 7C 08 02 A6 */ mflr r0
|
|
/* 80263DC8 00260D08 90 01 00 14 */ stw r0, 0x14(r1)
|
|
/* 80263DCC 00260D0C 28 04 00 00 */ cmplwi r4, 0
|
|
/* 80263DD0 00260D10 41 82 00 08 */ beq lbl_80263DD8
|
|
/* 80263DD4 00260D14 38 84 00 20 */ addi r4, r4, 0x20
|
|
lbl_80263DD8:
|
|
/* 80263DD8 00260D18 38 63 00 20 */ addi r3, r3, 0x20
|
|
/* 80263DDC 00260D1C 48 00 9E 61 */ bl cM3d_Cross_CpsSph__FRC8cM3dGCpsRC8cM3dGSphP3Vec
|
|
/* 80263DE0 00260D20 54 60 06 3F */ clrlwi. r0, r3, 0x18
|
|
/* 80263DE4 00260D24 41 82 00 0C */ beq lbl_80263DF0
|
|
/* 80263DE8 00260D28 38 60 00 01 */ li r3, 1
|
|
/* 80263DEC 00260D2C 48 00 00 08 */ b lbl_80263DF4
|
|
lbl_80263DF0:
|
|
/* 80263DF0 00260D30 38 60 00 00 */ li r3, 0
|
|
lbl_80263DF4:
|
|
/* 80263DF4 00260D34 80 01 00 14 */ lwz r0, 0x14(r1)
|
|
/* 80263DF8 00260D38 7C 08 03 A6 */ mtlr r0
|
|
/* 80263DFC 00260D3C 38 21 00 10 */ addi r1, r1, 0x10
|
|
/* 80263E00 00260D40 4E 80 00 20 */ blr |