mirror of
https://github.com/zeldaret/tp
synced 2026-08-16 13:17:11 -04:00
Jonathan Wase
82d5e0f796
* before __register_global_object * JKRThread::sThreadList, JKRHeap::sSystemHeap, etc. * cleanup and started on JKRDvdArchive * before changing JKRCompression * more JKRDvdArchive, abs, and memset * fixed JKRArchive::setExpandSize split * JKRArchive::sCurrentDirID, JKRDvdFile::sDvdList, and matching JKRDvdFile constructors * problems * merge fixes and formatting * updated clang version in clang-format-all to version 10 * Added OSPhysicalToCached and struct for global memory * remove useless __attribute__ * changed from defines and macros to const variable and function * changed FLAG_HAS to FLAG_ON * JKRAram, linking problems * fix JKRAram * remove nonmatching stuff * renamed static data * more static class members * JKRAramStream OK * formatting Co-authored-by: Julgodis <> Co-authored-by: Pheenoh <pheenoh@gmail.com>
96 lines
4.9 KiB
ArmAsm
96 lines
4.9 KiB
ArmAsm
/* open__13JKRMemArchiveFlQ210JKRArchive15EMountDirection __ct__13JKRMemArchiveFlQ210JKRArchive15EMountDirection::open(long, JKRArchive::EMountDirection) */
|
|
/* JKRMemArchive_NS_open */
|
|
/* 802D6BCC 002D3B0C 94 21 FF E0 */ stwu r1, -0x20(r1)
|
|
/* 802D6BD0 002D3B10 7C 08 02 A6 */ mflr r0
|
|
/* 802D6BD4 002D3B14 90 01 00 24 */ stw r0, 0x24(r1)
|
|
/* 802D6BD8 002D3B18 93 E1 00 1C */ stw r31, 0x1c(r1)
|
|
/* 802D6BDC 002D3B1C 7C 7F 1B 78 */ mr r31, r3
|
|
/* 802D6BE0 002D3B20 38 00 00 00 */ li r0, 0
|
|
/* 802D6BE4 002D3B24 90 03 00 64 */ stw r0, 0x64(r3)
|
|
/* 802D6BE8 002D3B28 90 03 00 44 */ stw r0, 0x44(r3)
|
|
/* 802D6BEC 002D3B2C 90 03 00 68 */ stw r0, 0x68(r3)
|
|
/* 802D6BF0 002D3B30 90 03 00 48 */ stw r0, 0x48(r3)
|
|
/* 802D6BF4 002D3B34 90 03 00 4C */ stw r0, 0x4c(r3)
|
|
/* 802D6BF8 002D3B38 90 03 00 54 */ stw r0, 0x54(r3)
|
|
/* 802D6BFC 002D3B3C 98 03 00 6C */ stb r0, 0x6c(r3)
|
|
/* 802D6C00 002D3B40 90 A3 00 60 */ stw r5, 0x60(r3)
|
|
/* 802D6C04 002D3B44 80 03 00 60 */ lwz r0, 0x60(r3)
|
|
/* 802D6C08 002D3B48 2C 00 00 01 */ cmpwi r0, 1
|
|
/* 802D6C0C 002D3B4C 40 82 00 4C */ bne lbl_802D6C58
|
|
/* 802D6C10 002D3B50 38 01 00 14 */ addi r0, r1, 0x14
|
|
/* 802D6C14 002D3B54 90 01 00 08 */ stw r0, 8(r1)
|
|
/* 802D6C18 002D3B58 7C 83 23 78 */ mr r3, r4
|
|
/* 802D6C1C 002D3B5C 38 80 00 00 */ li r4, 0
|
|
/* 802D6C20 002D3B60 38 A0 00 01 */ li r5, 1
|
|
/* 802D6C24 002D3B64 38 C0 00 00 */ li r6, 0
|
|
/* 802D6C28 002D3B68 80 FF 00 38 */ lwz r7, 0x38(r31)
|
|
/* 802D6C2C 002D3B6C 39 00 00 01 */ li r8, 1
|
|
/* 802D6C30 002D3B70 39 20 00 00 */ li r9, 0
|
|
/* 802D6C34 002D3B74 39 5F 00 5C */ addi r10, r31, 0x5c
|
|
/* 802D6C38 002D3B78 48 00 30 1D */ bl loadToMainRAM__12JKRDvdRipperFlPUc15JKRExpandSwitchUlP7JKRHeapQ212JKRDvdRipper15EAllocDirectionUlPiPUl
|
|
/* 802D6C3C 002D3B7C 90 7F 00 64 */ stw r3, 0x64(r31)
|
|
/* 802D6C40 002D3B80 80 7F 00 64 */ lwz r3, 0x64(r31)
|
|
/* 802D6C44 002D3B84 28 03 00 00 */ cmplwi r3, 0
|
|
/* 802D6C48 002D3B88 41 82 00 54 */ beq lbl_802D6C9C
|
|
/* 802D6C4C 002D3B8C 80 81 00 14 */ lwz r4, 0x14(r1)
|
|
/* 802D6C50 002D3B90 48 06 49 31 */ bl DCInvalidateRange
|
|
/* 802D6C54 002D3B94 48 00 00 48 */ b lbl_802D6C9C
|
|
lbl_802D6C58:
|
|
/* 802D6C58 002D3B98 38 01 00 10 */ addi r0, r1, 0x10
|
|
/* 802D6C5C 002D3B9C 90 01 00 08 */ stw r0, 8(r1)
|
|
/* 802D6C60 002D3BA0 7C 83 23 78 */ mr r3, r4
|
|
/* 802D6C64 002D3BA4 38 80 00 00 */ li r4, 0
|
|
/* 802D6C68 002D3BA8 38 A0 00 01 */ li r5, 1
|
|
/* 802D6C6C 002D3BAC 38 C0 00 00 */ li r6, 0
|
|
/* 802D6C70 002D3BB0 80 FF 00 38 */ lwz r7, 0x38(r31)
|
|
/* 802D6C74 002D3BB4 39 00 00 02 */ li r8, 2
|
|
/* 802D6C78 002D3BB8 39 20 00 00 */ li r9, 0
|
|
/* 802D6C7C 002D3BBC 39 5F 00 5C */ addi r10, r31, 0x5c
|
|
/* 802D6C80 002D3BC0 48 00 2F D5 */ bl loadToMainRAM__12JKRDvdRipperFlPUc15JKRExpandSwitchUlP7JKRHeapQ212JKRDvdRipper15EAllocDirectionUlPiPUl
|
|
/* 802D6C84 002D3BC4 90 7F 00 64 */ stw r3, 0x64(r31)
|
|
/* 802D6C88 002D3BC8 80 7F 00 64 */ lwz r3, 0x64(r31)
|
|
/* 802D6C8C 002D3BCC 28 03 00 00 */ cmplwi r3, 0
|
|
/* 802D6C90 002D3BD0 41 82 00 0C */ beq lbl_802D6C9C
|
|
/* 802D6C94 002D3BD4 80 81 00 10 */ lwz r4, 0x10(r1)
|
|
/* 802D6C98 002D3BD8 48 06 48 E9 */ bl DCInvalidateRange
|
|
lbl_802D6C9C:
|
|
/* 802D6C9C 002D3BDC 80 7F 00 64 */ lwz r3, 0x64(r31)
|
|
/* 802D6CA0 002D3BE0 28 03 00 00 */ cmplwi r3, 0
|
|
/* 802D6CA4 002D3BE4 40 82 00 10 */ bne lbl_802D6CB4
|
|
/* 802D6CA8 002D3BE8 38 00 00 00 */ li r0, 0
|
|
/* 802D6CAC 002D3BEC 98 1F 00 3C */ stb r0, 0x3c(r31)
|
|
/* 802D6CB0 002D3BF0 48 00 00 60 */ b lbl_802D6D10
|
|
lbl_802D6CB4:
|
|
/* 802D6CB4 002D3BF4 80 03 00 08 */ lwz r0, 8(r3)
|
|
/* 802D6CB8 002D3BF8 7C 03 02 14 */ add r0, r3, r0
|
|
/* 802D6CBC 002D3BFC 90 1F 00 44 */ stw r0, 0x44(r31)
|
|
/* 802D6CC0 002D3C00 80 7F 00 44 */ lwz r3, 0x44(r31)
|
|
/* 802D6CC4 002D3C04 80 03 00 04 */ lwz r0, 4(r3)
|
|
/* 802D6CC8 002D3C08 7C 03 02 14 */ add r0, r3, r0
|
|
/* 802D6CCC 002D3C0C 90 1F 00 48 */ stw r0, 0x48(r31)
|
|
/* 802D6CD0 002D3C10 80 7F 00 44 */ lwz r3, 0x44(r31)
|
|
/* 802D6CD4 002D3C14 80 03 00 0C */ lwz r0, 0xc(r3)
|
|
/* 802D6CD8 002D3C18 7C 03 02 14 */ add r0, r3, r0
|
|
/* 802D6CDC 002D3C1C 90 1F 00 4C */ stw r0, 0x4c(r31)
|
|
/* 802D6CE0 002D3C20 80 7F 00 44 */ lwz r3, 0x44(r31)
|
|
/* 802D6CE4 002D3C24 80 03 00 14 */ lwz r0, 0x14(r3)
|
|
/* 802D6CE8 002D3C28 7C 03 02 14 */ add r0, r3, r0
|
|
/* 802D6CEC 002D3C2C 90 1F 00 54 */ stw r0, 0x54(r31)
|
|
/* 802D6CF0 002D3C30 80 9F 00 64 */ lwz r4, 0x64(r31)
|
|
/* 802D6CF4 002D3C34 80 64 00 0C */ lwz r3, 0xc(r4)
|
|
/* 802D6CF8 002D3C38 80 04 00 08 */ lwz r0, 8(r4)
|
|
/* 802D6CFC 002D3C3C 7C 00 1A 14 */ add r0, r0, r3
|
|
/* 802D6D00 002D3C40 7C 04 02 14 */ add r0, r4, r0
|
|
/* 802D6D04 002D3C44 90 1F 00 68 */ stw r0, 0x68(r31)
|
|
/* 802D6D08 002D3C48 38 00 00 01 */ li r0, 1
|
|
/* 802D6D0C 002D3C4C 98 1F 00 6C */ stb r0, 0x6c(r31)
|
|
lbl_802D6D10:
|
|
/* 802D6D10 002D3C50 88 7F 00 3C */ lbz r3, 0x3c(r31)
|
|
/* 802D6D14 002D3C54 30 03 FF FF */ addic r0, r3, -1
|
|
/* 802D6D18 002D3C58 7C 60 19 10 */ subfe r3, r0, r3
|
|
/* 802D6D1C 002D3C5C 83 E1 00 1C */ lwz r31, 0x1c(r1)
|
|
/* 802D6D20 002D3C60 80 01 00 24 */ lwz r0, 0x24(r1)
|
|
/* 802D6D24 002D3C64 7C 08 03 A6 */ mtlr r0
|
|
/* 802D6D28 002D3C68 38 21 00 20 */ addi r1, r1, 0x20
|
|
/* 802D6D2C 002D3C6C 4E 80 00 20 */ blr
|