mirror of
https://github.com/zeldaret/tp
synced 2026-06-22 08:55:48 -04:00
Julgodis
111 lines
4.9 KiB
ArmAsm
111 lines
4.9 KiB
ArmAsm
lbl_8036FFA4:
|
|
/* 8036FFA4 94 21 FF F0 */ stwu r1, -0x10(r1)
|
|
/* 8036FFA8 7C 08 02 A6 */ mflr r0
|
|
/* 8036FFAC 90 01 00 14 */ stw r0, 0x14(r1)
|
|
/* 8036FFB0 93 E1 00 0C */ stw r31, 0xc(r1)
|
|
/* 8036FFB4 93 C1 00 08 */ stw r30, 8(r1)
|
|
/* 8036FFB8 3B C0 00 00 */ li r30, 0
|
|
/* 8036FFBC 80 03 00 00 */ lwz r0, 0(r3)
|
|
/* 8036FFC0 2C 00 00 05 */ cmpwi r0, 5
|
|
/* 8036FFC4 40 80 01 54 */ bge lbl_80370118
|
|
/* 8036FFC8 2C 00 00 03 */ cmpwi r0, 3
|
|
/* 8036FFCC 40 80 00 08 */ bge lbl_8036FFD4
|
|
/* 8036FFD0 48 00 01 48 */ b lbl_80370118
|
|
lbl_8036FFD4:
|
|
/* 8036FFD4 3C 60 80 3D */ lis r3, gTRKStepStatus@ha /* 0x803D3254@ha */
|
|
/* 8036FFD8 38 83 32 54 */ addi r4, r3, gTRKStepStatus@l /* 0x803D3254@l */
|
|
/* 8036FFDC 80 04 00 00 */ lwz r0, 0(r4)
|
|
/* 8036FFE0 2C 00 00 00 */ cmpwi r0, 0
|
|
/* 8036FFE4 41 82 01 08 */ beq lbl_803700EC
|
|
/* 8036FFE8 3C 60 80 45 */ lis r3, gTRKCPUState@ha /* 0x8044F338@ha */
|
|
/* 8036FFEC 38 A0 00 01 */ li r5, 1
|
|
/* 8036FFF0 3B E3 F3 38 */ addi r31, r3, gTRKCPUState@l /* 0x8044F338@l */
|
|
/* 8036FFF4 80 1F 01 F8 */ lwz r0, 0x1f8(r31)
|
|
/* 8036FFF8 54 00 05 A8 */ rlwinm r0, r0, 0, 0x16, 0x14
|
|
/* 8036FFFC 90 1F 01 F8 */ stw r0, 0x1f8(r31)
|
|
/* 80370000 41 82 00 64 */ beq lbl_80370064
|
|
/* 80370004 80 1F 02 F8 */ lwz r0, 0x2f8(r31)
|
|
/* 80370008 54 00 04 3E */ clrlwi r0, r0, 0x10
|
|
/* 8037000C 28 00 0D 00 */ cmplwi r0, 0xd00
|
|
/* 80370010 40 82 00 54 */ bne lbl_80370064
|
|
/* 80370014 80 04 00 04 */ lwz r0, 4(r4)
|
|
/* 80370018 2C 00 00 01 */ cmpwi r0, 1
|
|
/* 8037001C 41 82 00 28 */ beq lbl_80370044
|
|
/* 80370020 40 80 00 44 */ bge lbl_80370064
|
|
/* 80370024 2C 00 00 00 */ cmpwi r0, 0
|
|
/* 80370028 40 80 00 08 */ bge lbl_80370030
|
|
/* 8037002C 48 00 00 38 */ b lbl_80370064
|
|
lbl_80370030:
|
|
/* 80370030 80 04 00 08 */ lwz r0, 8(r4)
|
|
/* 80370034 28 00 00 00 */ cmplwi r0, 0
|
|
/* 80370038 41 82 00 2C */ beq lbl_80370064
|
|
/* 8037003C 38 A0 00 00 */ li r5, 0
|
|
/* 80370040 48 00 00 24 */ b lbl_80370064
|
|
lbl_80370044:
|
|
/* 80370044 80 7F 00 80 */ lwz r3, 0x80(r31)
|
|
/* 80370048 80 04 00 0C */ lwz r0, 0xc(r4)
|
|
/* 8037004C 7C 03 00 40 */ cmplw r3, r0
|
|
/* 80370050 41 80 00 14 */ blt lbl_80370064
|
|
/* 80370054 80 04 00 10 */ lwz r0, 0x10(r4)
|
|
/* 80370058 7C 03 00 40 */ cmplw r3, r0
|
|
/* 8037005C 41 81 00 08 */ bgt lbl_80370064
|
|
/* 80370060 38 A0 00 00 */ li r5, 0
|
|
lbl_80370064:
|
|
/* 80370064 2C 05 00 00 */ cmpwi r5, 0
|
|
/* 80370068 41 82 00 14 */ beq lbl_8037007C
|
|
/* 8037006C 3C 60 80 3D */ lis r3, gTRKStepStatus@ha /* 0x803D3254@ha */
|
|
/* 80370070 38 00 00 00 */ li r0, 0
|
|
/* 80370074 90 03 32 54 */ stw r0, gTRKStepStatus@l(r3) /* 0x803D3254@l */
|
|
/* 80370078 48 00 00 74 */ b lbl_803700EC
|
|
lbl_8037007C:
|
|
/* 8037007C 3C 80 80 3D */ lis r4, gTRKStepStatus@ha /* 0x803D3254@ha */
|
|
/* 80370080 38 00 00 01 */ li r0, 1
|
|
/* 80370084 38 A4 32 54 */ addi r5, r4, gTRKStepStatus@l /* 0x803D3254@l */
|
|
/* 80370088 3C 60 80 3A */ lis r3, lit_422@ha /* 0x803A2BE8@ha */
|
|
/* 8037008C 90 05 00 00 */ stw r0, 0(r5)
|
|
/* 80370090 38 83 2B E8 */ addi r4, r3, lit_422@l /* 0x803A2BE8@l */
|
|
/* 80370094 38 60 00 01 */ li r3, 1
|
|
/* 80370098 4C C6 31 82 */ crclr 6
|
|
/* 8037009C 48 00 2B B9 */ bl MWTRACE
|
|
/* 803700A0 3C 60 80 3D */ lis r3, gTRKStepStatus@ha /* 0x803D3254@ha */
|
|
/* 803700A4 80 1F 01 F8 */ lwz r0, 0x1f8(r31)
|
|
/* 803700A8 38 63 32 54 */ addi r3, r3, gTRKStepStatus@l /* 0x803D3254@l */
|
|
/* 803700AC 80 63 00 04 */ lwz r3, 4(r3)
|
|
/* 803700B0 60 00 04 00 */ ori r0, r0, 0x400
|
|
/* 803700B4 90 1F 01 F8 */ stw r0, 0x1f8(r31)
|
|
/* 803700B8 2C 03 00 00 */ cmpwi r3, 0
|
|
/* 803700BC 41 82 00 0C */ beq lbl_803700C8
|
|
/* 803700C0 2C 03 00 10 */ cmpwi r3, 0x10
|
|
/* 803700C4 40 82 00 18 */ bne lbl_803700DC
|
|
lbl_803700C8:
|
|
/* 803700C8 3C 60 80 3D */ lis r3, gTRKStepStatus@ha /* 0x803D3254@ha */
|
|
/* 803700CC 38 83 32 54 */ addi r4, r3, gTRKStepStatus@l /* 0x803D3254@l */
|
|
/* 803700D0 80 64 00 08 */ lwz r3, 8(r4)
|
|
/* 803700D4 38 03 FF FF */ addi r0, r3, -1
|
|
/* 803700D8 90 04 00 08 */ stw r0, 8(r4)
|
|
lbl_803700DC:
|
|
/* 803700DC 3C 60 80 45 */ lis r3, gTRKState@ha /* 0x8044F294@ha */
|
|
/* 803700E0 38 00 00 00 */ li r0, 0
|
|
/* 803700E4 38 63 F2 94 */ addi r3, r3, gTRKState@l /* 0x8044F294@l */
|
|
/* 803700E8 90 03 00 98 */ stw r0, 0x98(r3)
|
|
lbl_803700EC:
|
|
/* 803700EC 3C 60 80 3D */ lis r3, gTRKStepStatus@ha /* 0x803D3254@ha */
|
|
/* 803700F0 80 03 32 54 */ lwz r0, gTRKStepStatus@l(r3) /* 0x803D3254@l */
|
|
/* 803700F4 2C 00 00 00 */ cmpwi r0, 0
|
|
/* 803700F8 40 82 00 20 */ bne lbl_80370118
|
|
/* 803700FC 3C 60 80 45 */ lis r3, gTRKState@ha /* 0x8044F294@ha */
|
|
/* 80370100 38 00 00 01 */ li r0, 1
|
|
/* 80370104 38 83 F2 94 */ addi r4, r3, gTRKState@l /* 0x8044F294@l */
|
|
/* 80370108 38 60 00 90 */ li r3, 0x90
|
|
/* 8037010C 90 04 00 98 */ stw r0, 0x98(r4)
|
|
/* 80370110 4B FF F3 A1 */ bl TRKDoNotifyStopped
|
|
/* 80370114 7C 7E 1B 78 */ mr r30, r3
|
|
lbl_80370118:
|
|
/* 80370118 80 01 00 14 */ lwz r0, 0x14(r1)
|
|
/* 8037011C 7F C3 F3 78 */ mr r3, r30
|
|
/* 80370120 83 E1 00 0C */ lwz r31, 0xc(r1)
|
|
/* 80370124 83 C1 00 08 */ lwz r30, 8(r1)
|
|
/* 80370128 7C 08 03 A6 */ mtlr r0
|
|
/* 8037012C 38 21 00 10 */ addi r1, r1, 0x10
|
|
/* 80370130 4E 80 00 20 */ blr
|