mirror/tp
1
0
Fork 0
mirror of https://github.com/zeldaret/tp synced 2026-06-29 11:40:55 -04:00
Code Issues Packages Projects Releases Wiki Activity

A few f_pc files (#26)

Browse Source 
* f_pc_base, one non matching

* some of f_pc_manager

* f_pc_node OK

* f_pc_pause partly

* started node_req

* more progress

* most of node req

* delete unused asm

* node req header and param names

* param renaming

* header for manager

* review comment struct names

* fpcM_Management OK

* int -> s32

* merge master

* most of f_pc_create_iter

* f_pc_stdcreate_req OK

* f_pc_fstcreate OK

* f_pc_leaf OK

* f_pc_draw OK

* f_pc_deletor partly

* fix parameter type in f_pc_pause

* review

* review, use cPh enum and fix process_profile_definition struct

* convert f_pc files to C

* matched more functions

* fix global.h

* fix variable types

* format

* mpre Phs enum

* fix merge errors

* fix gamepad stopPatternedRumble

* format

* delete leftover files from merge

* move asm to correct folder

* revert f_pc from C to CPP

* remove C hacks and format

* format

* OK
This commit is contained in:
lepelog
2020-12-31 21:12:29 +01:00
committed by GitHub
parent 992cf48c7f
commit 0555115de8
94 changed files with 1840 additions and 2646 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/f/f_pc/f_pc_load.cpp
+12 -11
View File
@@ -1,20 +1,21 @@
#include "f/f_pc/f_pc_load.h"
#include "SComponent/c_phase.h"
#include "dolphin/types.h"
extern "C" {
extern int cDyl_IsLinked(short procName);
extern int cDyl_Unlink(short procName);
extern int cDyl_LinkASync(short procName);
extern s32 cDyl_IsLinked(s16 procName);
extern s32 cDyl_Unlink(s16 procName);
extern s32 cDyl_LinkASync(s16 procName);
bool fpcLd_Use(u16 procName) {
if (fpcLd_IsLoaded(procName) == true && fpcLd_Load(procName) == cPhs_COMPLEATE_e)
return true;
return false;
BOOL fpcLd_Use(u16 procName) {
if (fpcLd_IsLoaded(procName) == TRUE && fpcLd_Load(procName) == cPhs_COMPLEATE_e)
return TRUE;
return FALSE;
}
int fpcLd_IsLoaded(u16 procName) {
s32 fpcLd_IsLoaded(u16 procName) {
return cDyl_IsLinked(procName);
}
@@ -22,8 +23,8 @@ void fpcLd_Free(u16 procName) {
cDyl_Unlink(procName);
}
int fpcLd_Load(u16 procName) {
int phase = cDyl_LinkASync(procName);
s32 fpcLd_Load(u16 procName) {
s32 phase = cDyl_LinkASync(procName);
switch (phase) {
case cPhs_COMPLEATE_e:
@@ -34,4 +35,4 @@ int fpcLd_Load(u16 procName) {
return cPhs_ERROR_e;
}
}
};
}